mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-01-28 07:02:55 +08:00
43 lines
1.7 KiB
Verilog
43 lines
1.7 KiB
Verilog
// Copyright 2007 Altera Corporation. All rights reserved.
|
|
// Altera products are protected under numerous U.S. and foreign patents,
|
|
// maskwork rights, copyrights and other intellectual property laws.
|
|
//
|
|
// This reference design file, and your use thereof, is subject to and governed
|
|
// by the terms and conditions of the applicable Altera Reference Design
|
|
// License Agreement (either as signed by you or found at www.altera.com). By
|
|
// using this reference design file, you indicate your acceptance of such terms
|
|
// and conditions between you and Altera Corporation. In the event that you do
|
|
// not agree with such terms and conditions, you may not use the reference
|
|
// design file and please promptly destroy any copies you have made.
|
|
//
|
|
// This reference design file is being provided on an "as-is" basis and as an
|
|
// accommodation and therefore all warranties, representations or guarantees of
|
|
// any kind (whether express, implied or statutory) including, without
|
|
// limitation, warranties of merchantability, non-infringement, or fitness for
|
|
// a particular purpose, are specifically disclaimed. By making this reference
|
|
// design file available, Altera expressly does not recommend, suggest or
|
|
// require that this reference design file be used in combination with any
|
|
// other product not provided by Altera.
|
|
/////////////////////////////////////////////////////////////////////////////
|
|
|
|
// binary to one_hot decoder
|
|
// for output width 64 (input width 6) this uses 64 6-LUTs.
|
|
//
|
|
|
|
module one_hot (in,out);
|
|
|
|
`include "log2.inc"
|
|
|
|
parameter WIDTH = 64;
|
|
parameter LOG_WIDTH = log2(WIDTH-1);
|
|
|
|
input [LOG_WIDTH-1:0] in;
|
|
output [WIDTH-1:0] out;
|
|
reg [WIDTH-1:0] out;
|
|
|
|
always @(in) begin
|
|
out = 0;
|
|
out[in] = 1'b1;
|
|
end
|
|
|
|
endmodule |