This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
basic_verilog
Watch
1
Star
0
Fork
0
You've already forked basic_verilog
mirror of
https://github.com/pConst/basic_verilog.git
synced
2025-02-04 07:12:56 +08:00
Code
Issues
Releases
Wiki
Activity
basic_verilog
/
uart_tx_rx_shifter_tb.png
Konstantin Pavlov
3760990e5a
Added UART-like shifters for for simple synchronous messaging inside the FPGA or between FPGAs
2020-12-18 16:14:10 +03:00
129 KiB
1924x1054px
Raw
History
