This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
basic_verilog
Watch
1
Star
0
Fork
0
You've already forked basic_verilog
mirror of
https://github.com/pConst/basic_verilog.git
synced
2025-01-28 07:02:55 +08:00
Code
Issues
Releases
Wiki
Activity
basic_verilog
/
scripts
History
Konstantin Pavlov
8c420a1570
Updated reporting script to write total ompilation time
2019-04-15 02:24:31 +03:00
..
compile.bat
Added scripts directory. Added SOF to RBF converter
2019-03-10 20:35:09 +03:00
compile.sh
Added quick shortcut for Modelsim compilation
2019-03-11 00:10:07 +03:00
compile.tcl
Added scripts directory. Added SOF to RBF converter
2019-03-10 20:35:09 +03:00
convert_sof_to_rbf.bat
Minor tcl script fixes
2019-03-30 18:16:28 +03:00
post_flow.tcl
Updated reporting script to write total ompilation time
2019-04-15 02:24:31 +03:00
quartus_system_console_init.tcl
Minor tcl script fixes
2019-03-30 18:16:28 +03:00
write_avalon_mm_from_file.tcl
Minor tcl script fixes
2019-03-30 18:16:28 +03:00
