FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity
basic_verilog/example_projects/test_prj_template_v2
History
Konstantin Pavlov 8db4b773b9 Added test project template
2020-02-27 20:40:08 +03:00
..
clk_divider.sv
Added test project template
2020-02-27 20:40:08 +03:00
main.sdc
Added test project template
2020-02-27 20:40:08 +03:00
main.sv
Added test project template
2020-02-27 20:40:08 +03:00
test.qpf
Added test project template
2020-02-27 20:40:08 +03:00
test.qsf
Added test project template
2020-02-27 20:40:08 +03:00