This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
basic_verilog
Watch
1
Star
0
Fork
0
You've already forked basic_verilog
mirror of
https://github.com/pConst/basic_verilog.git
synced
2025-01-14 06:42:54 +08:00
Code
Issues
Releases
Wiki
Activity
basic_verilog
/
example_projects
History
Konstantin Pavlov
66ff427e1e
Added error suppression for Modelsim script
2022-04-25 01:03:37 +03:00
..
fast_counter_iterative_test
Updated Quartus Makefile and the reference project
2021-04-12 12:45:55 +03:00
quartus_test_prj_template_v4
Updated test projects to support dev boards
2022-04-05 18:35:04 +03:00
testbench_template_tb
Added error suppression for Modelsim script
2022-04-25 01:03:37 +03:00
vivado_test_prj_template_v2
Updated test projects to support dev boards
2022-04-05 18:35:04 +03:00
quartus_test_prj_template_v4.7z
Updated test projects to support dev boards
2022-04-05 18:35:04 +03:00
