This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
basic_verilog
Watch
1
Star
0
Fork
0
You've already forked basic_verilog
mirror of
https://github.com/pConst/basic_verilog.git
synced
2025-01-14 06:42:54 +08:00
Code
Issues
Releases
Wiki
Activity
basic_verilog
/
benchmark_projects
/
gowin_benchmark
/
impl
History
Konstantin Pavlov
f6a5726184
Added reference benchmark project for Gowin IDE
2022-05-16 19:06:38 +03:00
..
gwsynthesis
Added reference benchmark project for Gowin IDE
2022-05-16 19:06:38 +03:00
project_process_config.json
Added reference benchmark project for Gowin IDE
2022-05-16 19:06:38 +03:00