This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
basic_verilog
Watch
1
Star
0
Fork
0
You've already forked basic_verilog
mirror of
https://github.com/pConst/basic_verilog.git
synced
2025-01-28 07:02:55 +08:00
Code
Issues
Releases
Wiki
Activity
basic_verilog
/
example_projects
/
fast_counter_iterative_test
/
base
History
Konstantin Pavlov
aa52420d17
Updated Quartus Makefile and the reference project
2021-04-12 12:45:55 +03:00
..
define.vh
Test project for iterative compilation Quartus projects
2021-02-05 16:13:27 +03:00
fast_counter.sv
Test project for iterative compilation Quartus projects
2021-02-05 16:13:27 +03:00
main.sdc
Test project for iterative compilation Quartus projects
2021-02-05 16:13:27 +03:00
main.sv
Test project for iterative compilation Quartus projects
2021-02-05 16:13:27 +03:00
Makefile
Updated Quartus Makefile and the reference project
2021-04-12 12:45:55 +03:00
test.qpf
Test project for iterative compilation Quartus projects
2021-02-05 16:13:27 +03:00
test.qsf
Test project for iterative compilation Quartus projects
2021-02-05 16:13:27 +03:00
