FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity
basic_verilog/scripts/mem_writer_examples/16x16bit_linear.mem
Konstantin Pavlov c6d4f60bca Updated mem_writer scripts and example output
2022-04-05 18:39:41 +03:00

17 lines
48 B
Plaintext
Raw Blame History

00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
Reference in New Issue View Git Blame Copy Permalink