FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
basic_verilog/example_projects/vivado_test_prj_template_v3
History
Konstantin Pavlov c06a419792 Updated test prj up to Vivado 2021.2
2022-12-12 03:10:17 +03:00
..
src
Updated test prj up to Vivado 2021.2
2022-12-12 03:10:17 +03:00
.gitignore
Updated test prj up to Vivado 2021.2
2022-12-12 03:10:17 +03:00
clean_vivado.bat
Updated test prj up to Vivado 2021.2
2022-12-12 03:10:17 +03:00
test.xpr
Updated test prj up to Vivado 2021.2
2022-12-12 03:10:17 +03:00