mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-01-28 07:02:55 +08:00
29 lines
614 B
Plaintext
Executable File
29 lines
614 B
Plaintext
Executable File
#------------------------------------------------------------------------------
|
|
# .gitignore for Xilinx Vivado
|
|
# published as part of https://github.com/pConst/basic_verilog
|
|
# Konstantin Pavlov, pavlovconst@gmail.com
|
|
#------------------------------------------------------------------------------
|
|
|
|
# INFO ------------------------------------------------------------------------
|
|
# rename the file to ".gitignore" and place into your Vivado project directory
|
|
#
|
|
|
|
|
|
*.cache
|
|
*.hw
|
|
*.gen
|
|
*.ip_user_files
|
|
*.runs
|
|
*.sim
|
|
.Xil
|
|
|
|
.ioplanning
|
|
*.jou
|
|
*.log
|
|
*.str
|
|
*.tmp
|
|
usage_statistics_webtalk.*
|
|
|
|
*.xsa
|
|
|