FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity
basic_verilog/scripts/mem_writer_examples/16x16bit_random.mem
Konstantin Pavlov c6d4f60bca Updated mem_writer scripts and example output
2022-04-05 18:39:41 +03:00

17 lines
76 B
Plaintext
Raw Blame History

7B1C
7551
4B36
47AE
1FA
72AB
4186
7949
2981
E9A
3CD2
2096
5C2E
FFA
1E28
98F
Reference in New Issue View Git Blame Copy Permalink