This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
basic_verilog
Watch
1
Star
0
Fork
0
You've already forked basic_verilog
mirror of
https://github.com/pConst/basic_verilog.git
synced
2025-02-04 07:12:56 +08:00
Code
Issues
Releases
Wiki
Activity
basic_verilog
/
example_projects
History
Konstantin Pavlov
a928a6c326
Updated Vivado test project to v2. Digilent Arty board does supported now
2022-03-30 19:40:12 +03:00
..
fast_counter_iterative_test
Updated Quartus Makefile and the reference project
2021-04-12 12:45:55 +03:00
quartus_test_prj_template_v3
Minor fixes for Quartus test project
2022-03-30 19:28:46 +03:00
testbench_template_tb
Added testbench template
2021-11-01 14:47:08 +03:00
vivado_test_prj_template_v2
Updated Vivado test project to v2. Digilent Arty board does supported now
2022-03-30 19:40:12 +03:00
