This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
basic_verilog
Watch
1
Star
0
Fork
0
You've already forked basic_verilog
mirror of
https://github.com/pConst/basic_verilog.git
synced
2025-01-14 06:42:54 +08:00
Code
Issues
Releases
Wiki
Activity
basic_verilog
/
spi_master_tb
History
Konstantin Pavlov
fe43d58156
Drastically simplyfied universal SPI master
2019-03-11 00:08:56 +03:00
..
c_rand.v
Added universal spi master module
2019-02-22 23:33:58 +03:00
compile.sh
Drastically simplyfied universal SPI master
2019-03-11 00:08:56 +03:00
compile.tcl
Drastically simplyfied universal SPI master
2019-03-11 00:08:56 +03:00
spi_master_tb.sv
Drastically simplyfied universal SPI master
2019-03-11 00:08:56 +03:00
wave.do
Drastically simplyfied universal SPI master
2019-03-11 00:08:56 +03:00
