2021-01-14 14:42:58 -08:00
|
|
|
# Placement constraints
|
|
|
|
|
create_pblock pblock_slr0
|
|
|
|
|
add_cells_to_pblock [get_pblocks pblock_slr0] [get_cells -quiet [list core_inst/dma_if_mux_inst]]
|
2021-02-23 02:17:10 -08:00
|
|
|
add_cells_to_pblock [get_pblocks pblock_slr0] [get_cells -quiet [list core_inst/dma_if_mux_ctrl_inst]]
|
|
|
|
|
add_cells_to_pblock [get_pblocks pblock_slr0] [get_cells -quiet [list core_inst/dma_if_mux_data_inst]]
|
2021-01-31 12:48:49 -08:00
|
|
|
add_cells_to_pblock [get_pblocks pblock_slr0] [get_cells -quiet [list core_inst/iface[0].interface_inst]]
|
|
|
|
|
add_cells_to_pblock [get_pblocks pblock_slr0] [get_cells -quiet [list core_inst/iface[1].interface_inst]]
|
2021-01-14 14:42:58 -08:00
|
|
|
resize_pblock [get_pblocks pblock_slr0] -add {SLR0}
|
|
|
|
|
|
|
|
|
|
#create_pblock pblock_slr1
|
|
|
|
|
#add_cells_to_pblock [get_pblocks pblock_slr1] [get_cells -quiet [list ]]
|
|
|
|
|
#resize_pblock [get_pblocks pblock_slr1] -add {SLR1}
|
|
|
|
|
|
|
|
|
|
#create_pblock pblock_slr2
|
|
|
|
|
#add_cells_to_pblock [get_pblocks pblock_slr2] [get_cells -quiet [list ]]
|
|
|
|
|
#resize_pblock [get_pblocks pblock_slr2] -add {SLR2}
|
2021-01-14 22:06:24 -08:00
|
|
|
|
|
|
|
|
create_pblock pblock_pcie
|
|
|
|
|
add_cells_to_pblock [get_pblocks pblock_pcie] [get_cells -quiet [list pcie4c_uscale_plus_inst]]
|
2021-02-23 00:55:05 -08:00
|
|
|
add_cells_to_pblock [get_pblocks pblock_pcie] [get_cells -quiet [list core_inst/pcie_us_msi_inst]]
|
|
|
|
|
add_cells_to_pblock [get_pblocks pblock_pcie] [get_cells -quiet [list core_inst/pcie_us_cfg_inst]]
|
|
|
|
|
add_cells_to_pblock [get_pblocks pblock_pcie] [get_cells -quiet [list core_inst/pcie_us_axil_master_inst]]
|
2021-01-14 22:06:24 -08:00
|
|
|
add_cells_to_pblock [get_pblocks pblock_pcie] [get_cells -quiet [list core_inst/dma_if_pcie_us_inst]]
|
|
|
|
|
resize_pblock [get_pblocks pblock_pcie] -add {CLOCKREGION_X6Y0:CLOCKREGION_X7Y3}
|
