2014-11-12 15:49:07 -08:00
|
|
|
/*
|
|
|
|
|
2017-05-18 13:35:11 -07:00
|
|
|
Copyright (c) 2014-2017 Alex Forencich
|
2014-11-12 15:49:07 -08:00
|
|
|
|
|
|
|
Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
of this software and associated documentation files (the "Software"), to deal
|
|
|
|
in the Software without restriction, including without limitation the rights
|
|
|
|
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
copies of the Software, and to permit persons to whom the Software is
|
|
|
|
furnished to do so, subject to the following conditions:
|
|
|
|
|
|
|
|
The above copyright notice and this permission notice shall be included in
|
|
|
|
all copies or substantial portions of the Software.
|
|
|
|
|
|
|
|
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY
|
|
|
|
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
|
|
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
THE SOFTWARE.
|
|
|
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
// Language: Verilog 2001
|
|
|
|
|
2016-09-12 13:38:34 -07:00
|
|
|
`timescale 1ns / 1ps
|
2014-11-12 15:49:07 -08:00
|
|
|
|
2016-09-12 13:38:34 -07:00
|
|
|
/*
|
|
|
|
* Testbench for axis_mux_4
|
|
|
|
*/
|
2014-11-12 15:49:07 -08:00
|
|
|
module test_axis_mux_4;
|
|
|
|
|
2016-09-12 13:38:34 -07:00
|
|
|
// Parameters
|
|
|
|
parameter DATA_WIDTH = 8;
|
|
|
|
|
2014-11-12 15:49:07 -08:00
|
|
|
// Inputs
|
|
|
|
reg clk = 0;
|
|
|
|
reg rst = 0;
|
|
|
|
reg [7:0] current_test = 0;
|
|
|
|
|
2016-09-12 13:38:34 -07:00
|
|
|
reg [DATA_WIDTH-1:0] input_0_axis_tdata = 0;
|
2014-11-12 15:49:07 -08:00
|
|
|
reg input_0_axis_tvalid = 0;
|
|
|
|
reg input_0_axis_tlast = 0;
|
|
|
|
reg input_0_axis_tuser = 0;
|
2016-09-12 13:38:34 -07:00
|
|
|
reg [DATA_WIDTH-1:0] input_1_axis_tdata = 0;
|
2014-11-12 15:49:07 -08:00
|
|
|
reg input_1_axis_tvalid = 0;
|
|
|
|
reg input_1_axis_tlast = 0;
|
|
|
|
reg input_1_axis_tuser = 0;
|
2016-09-12 13:38:34 -07:00
|
|
|
reg [DATA_WIDTH-1:0] input_2_axis_tdata = 0;
|
2014-11-12 15:49:07 -08:00
|
|
|
reg input_2_axis_tvalid = 0;
|
|
|
|
reg input_2_axis_tlast = 0;
|
|
|
|
reg input_2_axis_tuser = 0;
|
2016-09-12 13:38:34 -07:00
|
|
|
reg [DATA_WIDTH-1:0] input_3_axis_tdata = 0;
|
2014-11-12 15:49:07 -08:00
|
|
|
reg input_3_axis_tvalid = 0;
|
|
|
|
reg input_3_axis_tlast = 0;
|
|
|
|
reg input_3_axis_tuser = 0;
|
|
|
|
|
|
|
|
reg output_axis_tready = 0;
|
|
|
|
|
2014-11-16 01:38:20 -08:00
|
|
|
reg enable = 0;
|
2014-11-12 15:49:07 -08:00
|
|
|
reg [1:0] select = 0;
|
|
|
|
|
|
|
|
// Outputs
|
|
|
|
wire input_0_axis_tready;
|
|
|
|
wire input_1_axis_tready;
|
|
|
|
wire input_2_axis_tready;
|
|
|
|
wire input_3_axis_tready;
|
|
|
|
|
2016-09-12 13:38:34 -07:00
|
|
|
wire [DATA_WIDTH-1:0] output_axis_tdata;
|
2014-11-12 15:49:07 -08:00
|
|
|
wire output_axis_tvalid;
|
|
|
|
wire output_axis_tlast;
|
|
|
|
wire output_axis_tuser;
|
|
|
|
|
|
|
|
initial begin
|
|
|
|
// myhdl integration
|
2016-09-12 13:38:34 -07:00
|
|
|
$from_myhdl(
|
|
|
|
clk,
|
|
|
|
rst,
|
|
|
|
current_test,
|
|
|
|
input_0_axis_tdata,
|
|
|
|
input_0_axis_tvalid,
|
|
|
|
input_0_axis_tlast,
|
|
|
|
input_0_axis_tuser,
|
|
|
|
input_1_axis_tdata,
|
|
|
|
input_1_axis_tvalid,
|
|
|
|
input_1_axis_tlast,
|
|
|
|
input_1_axis_tuser,
|
|
|
|
input_2_axis_tdata,
|
|
|
|
input_2_axis_tvalid,
|
|
|
|
input_2_axis_tlast,
|
|
|
|
input_2_axis_tuser,
|
|
|
|
input_3_axis_tdata,
|
|
|
|
input_3_axis_tvalid,
|
|
|
|
input_3_axis_tlast,
|
|
|
|
input_3_axis_tuser,
|
|
|
|
output_axis_tready,
|
|
|
|
enable,
|
|
|
|
select
|
|
|
|
);
|
|
|
|
$to_myhdl(
|
|
|
|
input_0_axis_tready,
|
|
|
|
input_1_axis_tready,
|
|
|
|
input_2_axis_tready,
|
|
|
|
input_3_axis_tready,
|
|
|
|
output_axis_tdata,
|
|
|
|
output_axis_tvalid,
|
|
|
|
output_axis_tlast,
|
|
|
|
output_axis_tuser
|
|
|
|
);
|
2014-11-12 15:49:07 -08:00
|
|
|
|
|
|
|
// dump file
|
|
|
|
$dumpfile("test_axis_mux_4.lxt");
|
|
|
|
$dumpvars(0, test_axis_mux_4);
|
|
|
|
end
|
|
|
|
|
|
|
|
axis_mux_4 #(
|
2016-09-12 13:38:34 -07:00
|
|
|
.DATA_WIDTH(DATA_WIDTH)
|
2014-11-12 15:49:07 -08:00
|
|
|
)
|
|
|
|
UUT (
|
|
|
|
.clk(clk),
|
|
|
|
.rst(rst),
|
|
|
|
// AXI inputs
|
|
|
|
.input_0_axis_tdata(input_0_axis_tdata),
|
|
|
|
.input_0_axis_tvalid(input_0_axis_tvalid),
|
|
|
|
.input_0_axis_tready(input_0_axis_tready),
|
|
|
|
.input_0_axis_tlast(input_0_axis_tlast),
|
|
|
|
.input_0_axis_tuser(input_0_axis_tuser),
|
|
|
|
.input_1_axis_tdata(input_1_axis_tdata),
|
|
|
|
.input_1_axis_tvalid(input_1_axis_tvalid),
|
|
|
|
.input_1_axis_tready(input_1_axis_tready),
|
|
|
|
.input_1_axis_tlast(input_1_axis_tlast),
|
|
|
|
.input_1_axis_tuser(input_1_axis_tuser),
|
|
|
|
.input_2_axis_tdata(input_2_axis_tdata),
|
|
|
|
.input_2_axis_tvalid(input_2_axis_tvalid),
|
|
|
|
.input_2_axis_tready(input_2_axis_tready),
|
|
|
|
.input_2_axis_tlast(input_2_axis_tlast),
|
|
|
|
.input_2_axis_tuser(input_2_axis_tuser),
|
|
|
|
.input_3_axis_tdata(input_3_axis_tdata),
|
|
|
|
.input_3_axis_tvalid(input_3_axis_tvalid),
|
|
|
|
.input_3_axis_tready(input_3_axis_tready),
|
|
|
|
.input_3_axis_tlast(input_3_axis_tlast),
|
|
|
|
.input_3_axis_tuser(input_3_axis_tuser),
|
|
|
|
// AXI output
|
|
|
|
.output_axis_tdata(output_axis_tdata),
|
|
|
|
.output_axis_tvalid(output_axis_tvalid),
|
|
|
|
.output_axis_tready(output_axis_tready),
|
|
|
|
.output_axis_tlast(output_axis_tlast),
|
|
|
|
.output_axis_tuser(output_axis_tuser),
|
|
|
|
// Control
|
2014-11-16 01:38:20 -08:00
|
|
|
.enable(enable),
|
2014-11-12 15:49:07 -08:00
|
|
|
.select(select)
|
|
|
|
);
|
|
|
|
|
|
|
|
endmodule
|