FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/rtl/udp_mux_4.v

677 lines
30 KiB
Coq
Raw Normal View History

Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
/*
Happy new year
2018-02-26 12:50:51 -08:00
Copyright (c) 2014-2018 Alex Forencich
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.
*/
// Language: Verilog 2001
`timescale 1ns / 1ps
/*
* UDP 4 port multiplexer
*/
module udp_mux_4
(
input wire clk,
input wire rst,
/*
* UDP frame inputs
*/
input wire input_0_udp_hdr_valid,
output wire input_0_udp_hdr_ready,
input wire [47:0] input_0_eth_dest_mac,
input wire [47:0] input_0_eth_src_mac,
input wire [15:0] input_0_eth_type,
input wire [3:0] input_0_ip_version,
input wire [3:0] input_0_ip_ihl,
input wire [5:0] input_0_ip_dscp,
input wire [1:0] input_0_ip_ecn,
input wire [15:0] input_0_ip_length,
input wire [15:0] input_0_ip_identification,
input wire [2:0] input_0_ip_flags,
input wire [12:0] input_0_ip_fragment_offset,
input wire [7:0] input_0_ip_ttl,
input wire [7:0] input_0_ip_protocol,
input wire [15:0] input_0_ip_header_checksum,
input wire [31:0] input_0_ip_source_ip,
input wire [31:0] input_0_ip_dest_ip,
input wire [15:0] input_0_udp_source_port,
input wire [15:0] input_0_udp_dest_port,
input wire [15:0] input_0_udp_length,
input wire [15:0] input_0_udp_checksum,
input wire [7:0] input_0_udp_payload_tdata,
input wire input_0_udp_payload_tvalid,
output wire input_0_udp_payload_tready,
input wire input_0_udp_payload_tlast,
input wire input_0_udp_payload_tuser,
input wire input_1_udp_hdr_valid,
output wire input_1_udp_hdr_ready,
input wire [47:0] input_1_eth_dest_mac,
input wire [47:0] input_1_eth_src_mac,
input wire [15:0] input_1_eth_type,
input wire [3:0] input_1_ip_version,
input wire [3:0] input_1_ip_ihl,
input wire [5:0] input_1_ip_dscp,
input wire [1:0] input_1_ip_ecn,
input wire [15:0] input_1_ip_length,
input wire [15:0] input_1_ip_identification,
input wire [2:0] input_1_ip_flags,
input wire [12:0] input_1_ip_fragment_offset,
input wire [7:0] input_1_ip_ttl,
input wire [7:0] input_1_ip_protocol,
input wire [15:0] input_1_ip_header_checksum,
input wire [31:0] input_1_ip_source_ip,
input wire [31:0] input_1_ip_dest_ip,
input wire [15:0] input_1_udp_source_port,
input wire [15:0] input_1_udp_dest_port,
input wire [15:0] input_1_udp_length,
input wire [15:0] input_1_udp_checksum,
input wire [7:0] input_1_udp_payload_tdata,
input wire input_1_udp_payload_tvalid,
output wire input_1_udp_payload_tready,
input wire input_1_udp_payload_tlast,
input wire input_1_udp_payload_tuser,
input wire input_2_udp_hdr_valid,
output wire input_2_udp_hdr_ready,
input wire [47:0] input_2_eth_dest_mac,
input wire [47:0] input_2_eth_src_mac,
input wire [15:0] input_2_eth_type,
input wire [3:0] input_2_ip_version,
input wire [3:0] input_2_ip_ihl,
input wire [5:0] input_2_ip_dscp,
input wire [1:0] input_2_ip_ecn,
input wire [15:0] input_2_ip_length,
input wire [15:0] input_2_ip_identification,
input wire [2:0] input_2_ip_flags,
input wire [12:0] input_2_ip_fragment_offset,
input wire [7:0] input_2_ip_ttl,
input wire [7:0] input_2_ip_protocol,
input wire [15:0] input_2_ip_header_checksum,
input wire [31:0] input_2_ip_source_ip,
input wire [31:0] input_2_ip_dest_ip,
input wire [15:0] input_2_udp_source_port,
input wire [15:0] input_2_udp_dest_port,
input wire [15:0] input_2_udp_length,
input wire [15:0] input_2_udp_checksum,
input wire [7:0] input_2_udp_payload_tdata,
input wire input_2_udp_payload_tvalid,
output wire input_2_udp_payload_tready,
input wire input_2_udp_payload_tlast,
input wire input_2_udp_payload_tuser,
input wire input_3_udp_hdr_valid,
output wire input_3_udp_hdr_ready,
input wire [47:0] input_3_eth_dest_mac,
input wire [47:0] input_3_eth_src_mac,
input wire [15:0] input_3_eth_type,
input wire [3:0] input_3_ip_version,
input wire [3:0] input_3_ip_ihl,
input wire [5:0] input_3_ip_dscp,
input wire [1:0] input_3_ip_ecn,
input wire [15:0] input_3_ip_length,
input wire [15:0] input_3_ip_identification,
input wire [2:0] input_3_ip_flags,
input wire [12:0] input_3_ip_fragment_offset,
input wire [7:0] input_3_ip_ttl,
input wire [7:0] input_3_ip_protocol,
input wire [15:0] input_3_ip_header_checksum,
input wire [31:0] input_3_ip_source_ip,
input wire [31:0] input_3_ip_dest_ip,
input wire [15:0] input_3_udp_source_port,
input wire [15:0] input_3_udp_dest_port,
input wire [15:0] input_3_udp_length,
input wire [15:0] input_3_udp_checksum,
input wire [7:0] input_3_udp_payload_tdata,
input wire input_3_udp_payload_tvalid,
output wire input_3_udp_payload_tready,
input wire input_3_udp_payload_tlast,
input wire input_3_udp_payload_tuser,
/*
* UDP frame output
*/
output wire output_udp_hdr_valid,
input wire output_udp_hdr_ready,
output wire [47:0] output_eth_dest_mac,
output wire [47:0] output_eth_src_mac,
output wire [15:0] output_eth_type,
output wire [3:0] output_ip_version,
output wire [3:0] output_ip_ihl,
output wire [5:0] output_ip_dscp,
output wire [1:0] output_ip_ecn,
output wire [15:0] output_ip_length,
output wire [15:0] output_ip_identification,
output wire [2:0] output_ip_flags,
output wire [12:0] output_ip_fragment_offset,
output wire [7:0] output_ip_ttl,
output wire [7:0] output_ip_protocol,
output wire [15:0] output_ip_header_checksum,
output wire [31:0] output_ip_source_ip,
output wire [31:0] output_ip_dest_ip,
output wire [15:0] output_udp_source_port,
output wire [15:0] output_udp_dest_port,
output wire [15:0] output_udp_length,
output wire [15:0] output_udp_checksum,
output wire [7:0] output_udp_payload_tdata,
output wire output_udp_payload_tvalid,
input wire output_udp_payload_tready,
output wire output_udp_payload_tlast,
output wire output_udp_payload_tuser,
/*
* Control
*/
input wire enable,
input wire [1:0] select
);
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
reg [1:0] select_reg = 2'd0, select_next;
reg frame_reg = 1'b0, frame_next;
reg input_0_udp_hdr_ready_reg = 1'b0, input_0_udp_hdr_ready_next;
reg input_1_udp_hdr_ready_reg = 1'b0, input_1_udp_hdr_ready_next;
reg input_2_udp_hdr_ready_reg = 1'b0, input_2_udp_hdr_ready_next;
reg input_3_udp_hdr_ready_reg = 1'b0, input_3_udp_hdr_ready_next;
reg input_0_udp_payload_tready_reg = 1'b0, input_0_udp_payload_tready_next;
reg input_1_udp_payload_tready_reg = 1'b0, input_1_udp_payload_tready_next;
reg input_2_udp_payload_tready_reg = 1'b0, input_2_udp_payload_tready_next;
reg input_3_udp_payload_tready_reg = 1'b0, input_3_udp_payload_tready_next;
reg output_udp_hdr_valid_reg = 1'b0, output_udp_hdr_valid_next;
reg [47:0] output_eth_dest_mac_reg = 48'd0, output_eth_dest_mac_next;
reg [47:0] output_eth_src_mac_reg = 48'd0, output_eth_src_mac_next;
reg [15:0] output_eth_type_reg = 16'd0, output_eth_type_next;
reg [3:0] output_ip_version_reg = 4'd0, output_ip_version_next;
reg [3:0] output_ip_ihl_reg = 4'd0, output_ip_ihl_next;
reg [5:0] output_ip_dscp_reg = 6'd0, output_ip_dscp_next;
reg [1:0] output_ip_ecn_reg = 2'd0, output_ip_ecn_next;
reg [15:0] output_ip_length_reg = 16'd0, output_ip_length_next;
reg [15:0] output_ip_identification_reg = 16'd0, output_ip_identification_next;
reg [2:0] output_ip_flags_reg = 3'd0, output_ip_flags_next;
reg [12:0] output_ip_fragment_offset_reg = 13'd0, output_ip_fragment_offset_next;
reg [7:0] output_ip_ttl_reg = 8'd0, output_ip_ttl_next;
reg [7:0] output_ip_protocol_reg = 8'd0, output_ip_protocol_next;
reg [15:0] output_ip_header_checksum_reg = 16'd0, output_ip_header_checksum_next;
reg [31:0] output_ip_source_ip_reg = 32'd0, output_ip_source_ip_next;
reg [31:0] output_ip_dest_ip_reg = 32'd0, output_ip_dest_ip_next;
reg [15:0] output_udp_source_port_reg = 16'd0, output_udp_source_port_next;
reg [15:0] output_udp_dest_port_reg = 16'd0, output_udp_dest_port_next;
reg [15:0] output_udp_length_reg = 16'd0, output_udp_length_next;
reg [15:0] output_udp_checksum_reg = 16'd0, output_udp_checksum_next;
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
// internal datapath
reg [7:0] output_udp_payload_tdata_int;
reg output_udp_payload_tvalid_int;
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
reg output_udp_payload_tready_int_reg = 1'b0;
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
reg output_udp_payload_tlast_int;
reg output_udp_payload_tuser_int;
wire output_udp_payload_tready_int_early;
assign input_0_udp_hdr_ready = input_0_udp_hdr_ready_reg;
assign input_1_udp_hdr_ready = input_1_udp_hdr_ready_reg;
assign input_2_udp_hdr_ready = input_2_udp_hdr_ready_reg;
assign input_3_udp_hdr_ready = input_3_udp_hdr_ready_reg;
assign input_0_udp_payload_tready = input_0_udp_payload_tready_reg;
assign input_1_udp_payload_tready = input_1_udp_payload_tready_reg;
assign input_2_udp_payload_tready = input_2_udp_payload_tready_reg;
assign input_3_udp_payload_tready = input_3_udp_payload_tready_reg;
assign output_udp_hdr_valid = output_udp_hdr_valid_reg;
assign output_eth_dest_mac = output_eth_dest_mac_reg;
assign output_eth_src_mac = output_eth_src_mac_reg;
assign output_eth_type = output_eth_type_reg;
assign output_ip_version = output_ip_version_reg;
assign output_ip_ihl = output_ip_ihl_reg;
assign output_ip_dscp = output_ip_dscp_reg;
assign output_ip_ecn = output_ip_ecn_reg;
assign output_ip_length = output_ip_length_reg;
assign output_ip_identification = output_ip_identification_reg;
assign output_ip_flags = output_ip_flags_reg;
assign output_ip_fragment_offset = output_ip_fragment_offset_reg;
assign output_ip_ttl = output_ip_ttl_reg;
assign output_ip_protocol = output_ip_protocol_reg;
assign output_ip_header_checksum = output_ip_header_checksum_reg;
assign output_ip_source_ip = output_ip_source_ip_reg;
assign output_ip_dest_ip = output_ip_dest_ip_reg;
assign output_udp_source_port = output_udp_source_port_reg;
assign output_udp_dest_port = output_udp_dest_port_reg;
assign output_udp_length = output_udp_length_reg;
assign output_udp_checksum = output_udp_checksum_reg;
// mux for start of packet detection
reg selected_input_udp_hdr_valid;
reg [47:0] selected_input_eth_dest_mac;
reg [47:0] selected_input_eth_src_mac;
reg [15:0] selected_input_eth_type;
reg [3:0] selected_input_ip_version;
reg [3:0] selected_input_ip_ihl;
reg [5:0] selected_input_ip_dscp;
reg [1:0] selected_input_ip_ecn;
reg [15:0] selected_input_ip_length;
reg [15:0] selected_input_ip_identification;
reg [2:0] selected_input_ip_flags;
reg [12:0] selected_input_ip_fragment_offset;
reg [7:0] selected_input_ip_ttl;
reg [7:0] selected_input_ip_protocol;
reg [15:0] selected_input_ip_header_checksum;
reg [31:0] selected_input_ip_source_ip;
reg [31:0] selected_input_ip_dest_ip;
reg [15:0] selected_input_udp_source_port;
reg [15:0] selected_input_udp_dest_port;
reg [15:0] selected_input_udp_length;
reg [15:0] selected_input_udp_checksum;
always @* begin
case (select)
2'd0: begin
selected_input_udp_hdr_valid = input_0_udp_hdr_valid;
selected_input_eth_dest_mac = input_0_eth_dest_mac;
selected_input_eth_src_mac = input_0_eth_src_mac;
selected_input_eth_type = input_0_eth_type;
selected_input_ip_version = input_0_ip_version;
selected_input_ip_ihl = input_0_ip_ihl;
selected_input_ip_dscp = input_0_ip_dscp;
selected_input_ip_ecn = input_0_ip_ecn;
selected_input_ip_length = input_0_ip_length;
selected_input_ip_identification = input_0_ip_identification;
selected_input_ip_flags = input_0_ip_flags;
selected_input_ip_fragment_offset = input_0_ip_fragment_offset;
selected_input_ip_ttl = input_0_ip_ttl;
selected_input_ip_protocol = input_0_ip_protocol;
selected_input_ip_header_checksum = input_0_ip_header_checksum;
selected_input_ip_source_ip = input_0_ip_source_ip;
selected_input_ip_dest_ip = input_0_ip_dest_ip;
selected_input_udp_source_port = input_0_udp_source_port;
selected_input_udp_dest_port = input_0_udp_dest_port;
selected_input_udp_length = input_0_udp_length;
selected_input_udp_checksum = input_0_udp_checksum;
end
2'd1: begin
selected_input_udp_hdr_valid = input_1_udp_hdr_valid;
selected_input_eth_dest_mac = input_1_eth_dest_mac;
selected_input_eth_src_mac = input_1_eth_src_mac;
selected_input_eth_type = input_1_eth_type;
selected_input_ip_version = input_1_ip_version;
selected_input_ip_ihl = input_1_ip_ihl;
selected_input_ip_dscp = input_1_ip_dscp;
selected_input_ip_ecn = input_1_ip_ecn;
selected_input_ip_length = input_1_ip_length;
selected_input_ip_identification = input_1_ip_identification;
selected_input_ip_flags = input_1_ip_flags;
selected_input_ip_fragment_offset = input_1_ip_fragment_offset;
selected_input_ip_ttl = input_1_ip_ttl;
selected_input_ip_protocol = input_1_ip_protocol;
selected_input_ip_header_checksum = input_1_ip_header_checksum;
selected_input_ip_source_ip = input_1_ip_source_ip;
selected_input_ip_dest_ip = input_1_ip_dest_ip;
selected_input_udp_source_port = input_1_udp_source_port;
selected_input_udp_dest_port = input_1_udp_dest_port;
selected_input_udp_length = input_1_udp_length;
selected_input_udp_checksum = input_1_udp_checksum;
end
2'd2: begin
selected_input_udp_hdr_valid = input_2_udp_hdr_valid;
selected_input_eth_dest_mac = input_2_eth_dest_mac;
selected_input_eth_src_mac = input_2_eth_src_mac;
selected_input_eth_type = input_2_eth_type;
selected_input_ip_version = input_2_ip_version;
selected_input_ip_ihl = input_2_ip_ihl;
selected_input_ip_dscp = input_2_ip_dscp;
selected_input_ip_ecn = input_2_ip_ecn;
selected_input_ip_length = input_2_ip_length;
selected_input_ip_identification = input_2_ip_identification;
selected_input_ip_flags = input_2_ip_flags;
selected_input_ip_fragment_offset = input_2_ip_fragment_offset;
selected_input_ip_ttl = input_2_ip_ttl;
selected_input_ip_protocol = input_2_ip_protocol;
selected_input_ip_header_checksum = input_2_ip_header_checksum;
selected_input_ip_source_ip = input_2_ip_source_ip;
selected_input_ip_dest_ip = input_2_ip_dest_ip;
selected_input_udp_source_port = input_2_udp_source_port;
selected_input_udp_dest_port = input_2_udp_dest_port;
selected_input_udp_length = input_2_udp_length;
selected_input_udp_checksum = input_2_udp_checksum;
end
2'd3: begin
selected_input_udp_hdr_valid = input_3_udp_hdr_valid;
selected_input_eth_dest_mac = input_3_eth_dest_mac;
selected_input_eth_src_mac = input_3_eth_src_mac;
selected_input_eth_type = input_3_eth_type;
selected_input_ip_version = input_3_ip_version;
selected_input_ip_ihl = input_3_ip_ihl;
selected_input_ip_dscp = input_3_ip_dscp;
selected_input_ip_ecn = input_3_ip_ecn;
selected_input_ip_length = input_3_ip_length;
selected_input_ip_identification = input_3_ip_identification;
selected_input_ip_flags = input_3_ip_flags;
selected_input_ip_fragment_offset = input_3_ip_fragment_offset;
selected_input_ip_ttl = input_3_ip_ttl;
selected_input_ip_protocol = input_3_ip_protocol;
selected_input_ip_header_checksum = input_3_ip_header_checksum;
selected_input_ip_source_ip = input_3_ip_source_ip;
selected_input_ip_dest_ip = input_3_ip_dest_ip;
selected_input_udp_source_port = input_3_udp_source_port;
selected_input_udp_dest_port = input_3_udp_dest_port;
selected_input_udp_length = input_3_udp_length;
selected_input_udp_checksum = input_3_udp_checksum;
end
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
default: begin
selected_input_udp_hdr_valid = 1'b0;
selected_input_eth_dest_mac = 48'd0;
selected_input_eth_src_mac = 48'd0;
selected_input_eth_type = 16'd0;
selected_input_ip_version = 4'd0;
selected_input_ip_ihl = 4'd0;
selected_input_ip_dscp = 6'd0;
selected_input_ip_ecn = 2'd0;
selected_input_ip_length = 16'd0;
selected_input_ip_identification = 16'd0;
selected_input_ip_flags = 3'd0;
selected_input_ip_fragment_offset = 13'd0;
selected_input_ip_ttl = 8'd0;
selected_input_ip_protocol = 8'd0;
selected_input_ip_header_checksum = 16'd0;
selected_input_ip_source_ip = 32'd0;
selected_input_ip_dest_ip = 32'd0;
selected_input_udp_source_port = 16'd0;
selected_input_udp_dest_port = 16'd0;
selected_input_udp_length = 16'd0;
selected_input_udp_checksum = 16'd0;
end
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
endcase
end
// mux for incoming packet
reg [7:0] current_input_tdata;
reg current_input_tvalid;
reg current_input_tready;
reg current_input_tlast;
reg current_input_tuser;
always @* begin
case (select_reg)
2'd0: begin
current_input_tdata = input_0_udp_payload_tdata;
current_input_tvalid = input_0_udp_payload_tvalid;
current_input_tready = input_0_udp_payload_tready;
current_input_tlast = input_0_udp_payload_tlast;
current_input_tuser = input_0_udp_payload_tuser;
end
2'd1: begin
current_input_tdata = input_1_udp_payload_tdata;
current_input_tvalid = input_1_udp_payload_tvalid;
current_input_tready = input_1_udp_payload_tready;
current_input_tlast = input_1_udp_payload_tlast;
current_input_tuser = input_1_udp_payload_tuser;
end
2'd2: begin
current_input_tdata = input_2_udp_payload_tdata;
current_input_tvalid = input_2_udp_payload_tvalid;
current_input_tready = input_2_udp_payload_tready;
current_input_tlast = input_2_udp_payload_tlast;
current_input_tuser = input_2_udp_payload_tuser;
end
2'd3: begin
current_input_tdata = input_3_udp_payload_tdata;
current_input_tvalid = input_3_udp_payload_tvalid;
current_input_tready = input_3_udp_payload_tready;
current_input_tlast = input_3_udp_payload_tlast;
current_input_tuser = input_3_udp_payload_tuser;
end
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
default: begin
current_input_tdata = 8'd0;
current_input_tvalid = 1'b0;
current_input_tready = 1'b0;
current_input_tlast = 1'b0;
current_input_tuser = 1'b0;
end
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
endcase
end
always @* begin
select_next = select_reg;
frame_next = frame_reg;
input_0_udp_hdr_ready_next = input_0_udp_hdr_ready_reg & ~input_0_udp_hdr_valid;
input_1_udp_hdr_ready_next = input_1_udp_hdr_ready_reg & ~input_1_udp_hdr_valid;
input_2_udp_hdr_ready_next = input_2_udp_hdr_ready_reg & ~input_2_udp_hdr_valid;
input_3_udp_hdr_ready_next = input_3_udp_hdr_ready_reg & ~input_3_udp_hdr_valid;
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
input_0_udp_payload_tready_next = 1'b0;
input_1_udp_payload_tready_next = 1'b0;
input_2_udp_payload_tready_next = 1'b0;
input_3_udp_payload_tready_next = 1'b0;
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
output_udp_hdr_valid_next = output_udp_hdr_valid_reg & ~output_udp_hdr_ready;
output_eth_dest_mac_next = output_eth_dest_mac_reg;
output_eth_src_mac_next = output_eth_src_mac_reg;
output_eth_type_next = output_eth_type_reg;
output_ip_version_next = output_ip_version_reg;
output_ip_ihl_next = output_ip_ihl_reg;
output_ip_dscp_next = output_ip_dscp_reg;
output_ip_ecn_next = output_ip_ecn_reg;
output_ip_length_next = output_ip_length_reg;
output_ip_identification_next = output_ip_identification_reg;
output_ip_flags_next = output_ip_flags_reg;
output_ip_fragment_offset_next = output_ip_fragment_offset_reg;
output_ip_ttl_next = output_ip_ttl_reg;
output_ip_protocol_next = output_ip_protocol_reg;
output_ip_header_checksum_next = output_ip_header_checksum_reg;
output_ip_source_ip_next = output_ip_source_ip_reg;
output_ip_dest_ip_next = output_ip_dest_ip_reg;
output_udp_source_port_next = output_udp_source_port_reg;
output_udp_dest_port_next = output_udp_dest_port_reg;
output_udp_length_next = output_udp_length_reg;
output_udp_checksum_next = output_udp_checksum_reg;
Rework mux logic
2016-08-29 19:25:43 -07:00
if (current_input_tvalid & current_input_tready) begin
// end of frame detection
if (current_input_tlast) begin
frame_next = 1'b0;
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
end
Rework mux logic
2016-08-29 19:25:43 -07:00
end
if (~frame_reg & enable & ~output_udp_hdr_valid & selected_input_udp_hdr_valid) begin
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
// start of frame, grab select value
frame_next = 1;
select_next = select;
case (select_next)
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
2'd0: input_0_udp_hdr_ready_next = 1'b1;
2'd1: input_1_udp_hdr_ready_next = 1'b1;
2'd2: input_2_udp_hdr_ready_next = 1'b1;
2'd3: input_3_udp_hdr_ready_next = 1'b1;
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
endcase
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
output_udp_hdr_valid_next = 1'b1;
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
output_eth_dest_mac_next = selected_input_eth_dest_mac;
output_eth_src_mac_next = selected_input_eth_src_mac;
output_eth_type_next = selected_input_eth_type;
output_ip_version_next = selected_input_ip_version;
output_ip_ihl_next = selected_input_ip_ihl;
output_ip_dscp_next = selected_input_ip_dscp;
output_ip_ecn_next = selected_input_ip_ecn;
output_ip_length_next = selected_input_ip_length;
output_ip_identification_next = selected_input_ip_identification;
output_ip_flags_next = selected_input_ip_flags;
output_ip_fragment_offset_next = selected_input_ip_fragment_offset;
output_ip_ttl_next = selected_input_ip_ttl;
output_ip_protocol_next = selected_input_ip_protocol;
output_ip_header_checksum_next = selected_input_ip_header_checksum;
output_ip_source_ip_next = selected_input_ip_source_ip;
output_ip_dest_ip_next = selected_input_ip_dest_ip;
output_udp_source_port_next = selected_input_udp_source_port;
output_udp_dest_port_next = selected_input_udp_dest_port;
output_udp_length_next = selected_input_udp_length;
output_udp_checksum_next = selected_input_udp_checksum;
end
// generate ready signal on selected port
case (select_next)
2'd0: input_0_udp_payload_tready_next = output_udp_payload_tready_int_early & frame_next;
2'd1: input_1_udp_payload_tready_next = output_udp_payload_tready_int_early & frame_next;
2'd2: input_2_udp_payload_tready_next = output_udp_payload_tready_int_early & frame_next;
2'd3: input_3_udp_payload_tready_next = output_udp_payload_tready_int_early & frame_next;
endcase
// pass through selected packet data
output_udp_payload_tdata_int = current_input_tdata;
output_udp_payload_tvalid_int = current_input_tvalid & current_input_tready & frame_reg;
output_udp_payload_tlast_int = current_input_tlast;
output_udp_payload_tuser_int = current_input_tuser;
end
Convert to synchronous resets
2015-10-09 22:36:58 -07:00
always @(posedge clk) begin
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
if (rst) begin
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
select_reg <= 2'd0;
frame_reg <= 1'b0;
input_0_udp_hdr_ready_reg <= 1'b0;
input_1_udp_hdr_ready_reg <= 1'b0;
input_2_udp_hdr_ready_reg <= 1'b0;
input_3_udp_hdr_ready_reg <= 1'b0;
input_0_udp_payload_tready_reg <= 1'b0;
input_1_udp_payload_tready_reg <= 1'b0;
input_2_udp_payload_tready_reg <= 1'b0;
input_3_udp_payload_tready_reg <= 1'b0;
output_udp_hdr_valid_reg <= 1'b0;
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
end else begin
select_reg <= select_next;
frame_reg <= frame_next;
input_0_udp_hdr_ready_reg <= input_0_udp_hdr_ready_next;
input_1_udp_hdr_ready_reg <= input_1_udp_hdr_ready_next;
input_2_udp_hdr_ready_reg <= input_2_udp_hdr_ready_next;
input_3_udp_hdr_ready_reg <= input_3_udp_hdr_ready_next;
input_0_udp_payload_tready_reg <= input_0_udp_payload_tready_next;
input_1_udp_payload_tready_reg <= input_1_udp_payload_tready_next;
input_2_udp_payload_tready_reg <= input_2_udp_payload_tready_next;
input_3_udp_payload_tready_reg <= input_3_udp_payload_tready_next;
output_udp_hdr_valid_reg <= output_udp_hdr_valid_next;
end
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
output_eth_dest_mac_reg <= output_eth_dest_mac_next;
output_eth_src_mac_reg <= output_eth_src_mac_next;
output_eth_type_reg <= output_eth_type_next;
output_ip_version_reg <= output_ip_version_next;
output_ip_ihl_reg <= output_ip_ihl_next;
output_ip_dscp_reg <= output_ip_dscp_next;
output_ip_ecn_reg <= output_ip_ecn_next;
output_ip_length_reg <= output_ip_length_next;
output_ip_identification_reg <= output_ip_identification_next;
output_ip_flags_reg <= output_ip_flags_next;
output_ip_fragment_offset_reg <= output_ip_fragment_offset_next;
output_ip_ttl_reg <= output_ip_ttl_next;
output_ip_protocol_reg <= output_ip_protocol_next;
output_ip_header_checksum_reg <= output_ip_header_checksum_next;
output_ip_source_ip_reg <= output_ip_source_ip_next;
output_ip_dest_ip_reg <= output_ip_dest_ip_next;
output_udp_source_port_reg <= output_udp_source_port_next;
output_udp_dest_port_reg <= output_udp_dest_port_next;
output_udp_length_reg <= output_udp_length_next;
output_udp_checksum_reg <= output_udp_checksum_next;
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
end
// output datapath logic
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
reg [7:0] output_udp_payload_tdata_reg = 8'd0;
reg output_udp_payload_tvalid_reg = 1'b0, output_udp_payload_tvalid_next;
reg output_udp_payload_tlast_reg = 1'b0;
reg output_udp_payload_tuser_reg = 1'b0;
reg [7:0] temp_udp_payload_tdata_reg = 8'd0;
reg temp_udp_payload_tvalid_reg = 1'b0, temp_udp_payload_tvalid_next;
reg temp_udp_payload_tlast_reg = 1'b0;
reg temp_udp_payload_tuser_reg = 1'b0;
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
// datapath control
reg store_udp_payload_int_to_output;
reg store_udp_payload_int_to_temp;
reg store_udp_payload_temp_to_output;
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
assign output_udp_payload_tdata = output_udp_payload_tdata_reg;
assign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;
assign output_udp_payload_tlast = output_udp_payload_tlast_reg;
assign output_udp_payload_tuser = output_udp_payload_tuser_reg;
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
// enable ready input next cycle if output is ready or the temp reg will not be filled on the next cycle (output reg empty or no input)
assign output_udp_payload_tready_int_early = output_udp_payload_tready | (~temp_udp_payload_tvalid_reg & (~output_udp_payload_tvalid_reg | ~output_udp_payload_tvalid_int));
always @* begin
// transfer sink ready state to source
output_udp_payload_tvalid_next = output_udp_payload_tvalid_reg;
temp_udp_payload_tvalid_next = temp_udp_payload_tvalid_reg;
store_udp_payload_int_to_output = 1'b0;
store_udp_payload_int_to_temp = 1'b0;
store_udp_payload_temp_to_output = 1'b0;
if (output_udp_payload_tready_int_reg) begin
// input is ready
if (output_udp_payload_tready | ~output_udp_payload_tvalid_reg) begin
// output is ready or currently not valid, transfer data to output
output_udp_payload_tvalid_next = output_udp_payload_tvalid_int;
store_udp_payload_int_to_output = 1'b1;
end else begin
// output is not ready, store input in temp
temp_udp_payload_tvalid_next = output_udp_payload_tvalid_int;
store_udp_payload_int_to_temp = 1'b1;
end
end else if (output_udp_payload_tready) begin
// input is not ready, but output is ready
output_udp_payload_tvalid_next = temp_udp_payload_tvalid_reg;
temp_udp_payload_tvalid_next = 1'b0;
store_udp_payload_temp_to_output = 1'b1;
end
end
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
Convert to synchronous resets
2015-10-09 22:36:58 -07:00
always @(posedge clk) begin
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
if (rst) begin
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
output_udp_payload_tvalid_reg <= 1'b0;
output_udp_payload_tready_int_reg <= 1'b0;
temp_udp_payload_tvalid_reg <= 1'b0;
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
end else begin
Update output registers, remove extraneous resets, fix constant widths
2015-11-09 23:50:34 -08:00
output_udp_payload_tvalid_reg <= output_udp_payload_tvalid_next;
output_udp_payload_tready_int_reg <= output_udp_payload_tready_int_early;
temp_udp_payload_tvalid_reg <= temp_udp_payload_tvalid_next;
end
// datapath
if (store_udp_payload_int_to_output) begin
output_udp_payload_tdata_reg <= output_udp_payload_tdata_int;
output_udp_payload_tlast_reg <= output_udp_payload_tlast_int;
output_udp_payload_tuser_reg <= output_udp_payload_tuser_int;
end else if (store_udp_payload_temp_to_output) begin
output_udp_payload_tdata_reg <= temp_udp_payload_tdata_reg;
output_udp_payload_tlast_reg <= temp_udp_payload_tlast_reg;
output_udp_payload_tuser_reg <= temp_udp_payload_tuser_reg;
end
if (store_udp_payload_int_to_temp) begin
temp_udp_payload_tdata_reg <= output_udp_payload_tdata_int;
temp_udp_payload_tlast_reg <= output_udp_payload_tlast_int;
temp_udp_payload_tuser_reg <= output_udp_payload_tuser_int;
Add UDP mux module and testbench
2014-11-18 14:41:48 -08:00
end
end
endmodule
Reference in New Issue Copy Permalink