FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Testbench updates

Browse Source
This commit is contained in:
Alex Forencich 2019-03-07 23:44:43 -08:00
parent 4d3036b9d0
commit 013e88253e
38 changed files with 192 additions and 186 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
tb/test_arp_eth_rx.py
View File

@ -358,12 +358,14 @@ def bench():
yield clk.posedge
while s_eth_payload_axis_tvalid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
yield sink.wait()
rx_frame = sink.recv()

6
tb/test_arp_eth_rx_64.py
View File

@ -361,12 +361,14 @@ def bench():
yield clk.posedge
while s_eth_payload_axis_tvalid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
yield sink.wait()
rx_frame = sink.recv()

6
tb/test_axis_eth_fcs_check.py
View File

@ -144,12 +144,14 @@ def bench():
def wait_pause_source():
while s_axis_tvalid or m_axis_tvalid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_axis_tvalid or m_axis_tvalid:

6
tb/test_axis_eth_fcs_check_64.py
View File

@ -150,12 +150,14 @@ def bench():
def wait_pause_source():
while s_axis_tvalid or m_axis_tvalid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_axis_tvalid or m_axis_tvalid:

6
tb/test_axis_eth_fcs_insert.py
View File

@ -136,12 +136,14 @@ def bench():
def wait_pause_source():
while s_axis_tvalid or m_axis_tvalid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_axis_tvalid or m_axis_tvalid:

6
tb/test_axis_eth_fcs_insert_64.py
View File

@ -142,12 +142,14 @@ def bench():
def wait_pause_source():
while s_axis_tvalid or m_axis_tvalid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_axis_tvalid or m_axis_tvalid:

6
tb/test_axis_eth_fcs_insert_64_pad.py
View File

@ -142,12 +142,14 @@ def bench():
def wait_pause_source():
while s_axis_tvalid or m_axis_tvalid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_axis_tvalid or m_axis_tvalid:

6
tb/test_axis_eth_fcs_insert_pad.py
View File

@ -136,12 +136,14 @@ def bench():
def wait_pause_source():
while s_axis_tvalid or m_axis_tvalid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_axis_tvalid or m_axis_tvalid:

15
tb/test_eth_arb_mux_4.py
View File

@ -335,19 +335,18 @@ def bench():
yield clk.posedge
while s_eth_payload_axis_tvalid:
source_pause_list[0].next = True
source_pause_list[1].next = True
source_pause_list[2].next = True
source_pause_list[3].next = True
yield clk.posedge
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield clk.posedge
source_pause_list[0].next = False
source_pause_list[1].next = False
source_pause_list[2].next = False
source_pause_list[3].next = False
for k in range(S_COUNT):
source_pause_list[k].next = True
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield sink.wait()
rx_frame = sink.recv()

15
tb/test_eth_arb_mux_64_4.py
View File

@ -335,19 +335,18 @@ def bench():
yield clk.posedge
while s_eth_payload_axis_tvalid:
source_pause_list[0].next = True
source_pause_list[1].next = True
source_pause_list[2].next = True
source_pause_list[3].next = True
yield clk.posedge
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield clk.posedge
source_pause_list[0].next = False
source_pause_list[1].next = False
source_pause_list[2].next = False
source_pause_list[3].next = False
for k in range(S_COUNT):
source_pause_list[k].next = True
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield sink.wait()
rx_frame = sink.recv()

6
tb/test_eth_axis_rx.py
View File

@ -153,12 +153,14 @@ def bench():
def wait_pause_source():
while s_axis_tvalid or m_eth_payload_axis_tvalid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_axis_tvalid or m_eth_payload_axis_tvalid:

6
tb/test_eth_axis_rx_64.py
View File

@ -159,12 +159,14 @@ def bench():
def wait_pause_source():
while s_axis_tvalid or m_eth_payload_axis_tvalid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_axis_tvalid or m_eth_payload_axis_tvalid:

6
tb/test_eth_axis_tx.py
View File

@ -144,12 +144,14 @@ def bench():
def wait_pause_source():
while s_eth_payload_axis_tvalid or m_axis_tvalid or s_eth_hdr_valid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_eth_payload_axis_tvalid or m_axis_tvalid or s_eth_hdr_valid:

6
tb/test_eth_axis_tx_64.py
View File

@ -150,12 +150,14 @@ def bench():
def wait_pause_source():
while s_eth_payload_axis_tvalid or m_axis_tvalid or s_eth_hdr_valid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_eth_payload_axis_tvalid or m_axis_tvalid or s_eth_hdr_valid:

18
tb/test_eth_demux_4.py
View File

@ -354,14 +354,16 @@ def bench():
yield clk.posedge
while s_eth_payload_axis_tvalid or s_eth_hdr_valid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
select.next = 2
source_pause.next = False
yield sink_list[1].wait()
rx_frame = sink_list[1].recv()
@ -396,17 +398,13 @@ def bench():
yield clk.posedge
while s_eth_payload_axis_tvalid or s_eth_hdr_valid:
sink_pause_list[0].next = True
sink_pause_list[1].next = True
sink_pause_list[2].next = True
sink_pause_list[3].next = True
for k in range(M_COUNT):
sink_pause_list[k].next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
sink_pause_list[0].next = False
sink_pause_list[1].next = False
sink_pause_list[2].next = False
sink_pause_list[3].next = False
for k in range(M_COUNT):
sink_pause_list[k].next = False
yield clk.posedge
select.next = 2

12
tb/test_eth_demux_64_4.py
View File

@ -396,17 +396,13 @@ def bench():
yield clk.posedge
while s_eth_payload_axis_tvalid or s_eth_hdr_valid:
sink_pause_list[0].next = True
sink_pause_list[1].next = True
sink_pause_list[2].next = True
sink_pause_list[3].next = True
for k in range(M_COUNT):
sink_pause_list[k].next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
sink_pause_list[0].next = False
sink_pause_list[1].next = False
sink_pause_list[2].next = False
sink_pause_list[3].next = False
for k in range(M_COUNT):
sink_pause_list[k].next = False
yield clk.posedge
select.next = 2

15
tb/test_eth_mux_4.py
View File

@ -354,20 +354,19 @@ def bench():
yield clk.posedge
while s_eth_payload_axis_tvalid:
source_pause_list[0].next = True
source_pause_list[1].next = True
source_pause_list[2].next = True
source_pause_list[3].next = True
yield clk.posedge
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield clk.posedge
source_pause_list[0].next = False
source_pause_list[1].next = False
source_pause_list[2].next = False
source_pause_list[3].next = False
for k in range(S_COUNT):
source_pause_list[k].next = True
yield clk.posedge
select.next = 2
for k in range(S_COUNT):
source_pause_list[k].next = False
yield sink.wait()
rx_frame = sink.recv()

15
tb/test_eth_mux_64_4.py
View File

@ -354,20 +354,19 @@ def bench():
yield clk.posedge
while s_eth_payload_axis_tvalid:
source_pause_list[0].next = True
source_pause_list[1].next = True
source_pause_list[2].next = True
source_pause_list[3].next = True
yield clk.posedge
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield clk.posedge
source_pause_list[0].next = False
source_pause_list[1].next = False
source_pause_list[2].next = False
source_pause_list[3].next = False
for k in range(S_COUNT):
source_pause_list[k].next = True
yield clk.posedge
select.next = 2
for k in range(S_COUNT):
source_pause_list[k].next = False
yield sink.wait()
rx_frame = sink.recv()

15
tb/test_ip_arb_mux_4.py
View File

@ -538,19 +538,18 @@ def bench():
yield clk.posedge
while s_ip_payload_axis_tvalid:
source_pause_list[0].next = True
source_pause_list[1].next = True
source_pause_list[2].next = True
source_pause_list[3].next = True
yield clk.posedge
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield clk.posedge
source_pause_list[0].next = False
source_pause_list[1].next = False
source_pause_list[2].next = False
source_pause_list[3].next = False
for k in range(S_COUNT):
source_pause_list[k].next = True
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield sink.wait()
rx_frame = sink.recv()

15
tb/test_ip_arb_mux_64_4.py
View File

@ -538,19 +538,18 @@ def bench():
yield clk.posedge
while s_ip_payload_axis_tvalid:
source_pause_list[0].next = True
source_pause_list[1].next = True
source_pause_list[2].next = True
source_pause_list[3].next = True
yield clk.posedge
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield clk.posedge
source_pause_list[0].next = False
source_pause_list[1].next = False
source_pause_list[2].next = False
source_pause_list[3].next = False
for k in range(S_COUNT):
source_pause_list[k].next = True
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield sink.wait()
rx_frame = sink.recv()

12
tb/test_ip_demux_4.py
View File

@ -627,17 +627,13 @@ def bench():
yield clk.posedge
while s_ip_payload_axis_tvalid or s_ip_hdr_valid:
sink_pause_list[0].next = True
sink_pause_list[1].next = True
sink_pause_list[2].next = True
sink_pause_list[3].next = True
for k in range(M_COUNT):
sink_pause_list[k].next = False
yield clk.posedge
yield clk.posedge
yield clk.posedge
sink_pause_list[0].next = False
sink_pause_list[1].next = False
sink_pause_list[2].next = False
sink_pause_list[3].next = False
for k in range(M_COUNT):
sink_pause_list[k].next = False
yield clk.posedge
select.next = 2

12
tb/test_ip_demux_64_4.py
View File

@ -627,17 +627,13 @@ def bench():
yield clk.posedge
while s_ip_payload_axis_tvalid or s_ip_hdr_valid:
sink_pause_list[0].next = True
sink_pause_list[1].next = True
sink_pause_list[2].next = True
sink_pause_list[3].next = True
for k in range(M_COUNT):
sink_pause_list[k].next = False
yield clk.posedge
yield clk.posedge
yield clk.posedge
sink_pause_list[0].next = False
sink_pause_list[1].next = False
sink_pause_list[2].next = False
sink_pause_list[3].next = False
for k in range(M_COUNT):
sink_pause_list[k].next = False
yield clk.posedge
select.next = 2

6
tb/test_ip_eth_rx.py
View File

@ -222,12 +222,14 @@ def bench():
def wait_pause_source():
while s_eth_payload_axis_tvalid or m_ip_payload_axis_tvalid or s_eth_hdr_valid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_eth_payload_axis_tvalid or m_ip_payload_axis_tvalid or s_eth_hdr_valid:

6
tb/test_ip_eth_rx_64.py
View File

@ -228,12 +228,14 @@ def bench():
def wait_pause_source():
while s_eth_payload_axis_tvalid or m_ip_payload_axis_tvalid or s_eth_hdr_valid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_eth_payload_axis_tvalid or m_ip_payload_axis_tvalid or s_eth_hdr_valid:

6
tb/test_ip_eth_tx.py
View File

@ -198,12 +198,14 @@ def bench():
def wait_pause_source():
while s_ip_payload_axis_tvalid or m_eth_payload_axis_tvalid or s_ip_hdr_valid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_ip_payload_axis_tvalid or m_eth_payload_axis_tvalid or s_ip_hdr_valid:

6
tb/test_ip_eth_tx_64.py
View File

@ -204,12 +204,14 @@ def bench():
def wait_pause_source():
while s_ip_payload_axis_tvalid or m_eth_payload_axis_tvalid or s_ip_hdr_valid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_ip_payload_axis_tvalid or m_eth_payload_axis_tvalid or s_ip_hdr_valid:

15
tb/test_ip_mux_4.py
View File

@ -557,20 +557,19 @@ def bench():
yield clk.posedge
while s_ip_payload_axis_tvalid:
source_pause_list[0].next = True
source_pause_list[1].next = True
source_pause_list[2].next = True
source_pause_list[3].next = True
yield clk.posedge
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield clk.posedge
source_pause_list[0].next = False
source_pause_list[1].next = False
source_pause_list[2].next = False
source_pause_list[3].next = False
for k in range(S_COUNT):
source_pause_list[k].next = True
yield clk.posedge
select.next = 2
for k in range(S_COUNT):
source_pause_list[k].next = False
yield sink.wait()
rx_frame = sink.recv()

15
tb/test_ip_mux_64_4.py
View File

@ -557,20 +557,19 @@ def bench():
yield clk.posedge
while s_ip_payload_axis_tvalid:
source_pause_list[0].next = True
source_pause_list[1].next = True
source_pause_list[2].next = True
source_pause_list[3].next = True
yield clk.posedge
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield clk.posedge
source_pause_list[0].next = False
source_pause_list[1].next = False
source_pause_list[2].next = False
source_pause_list[3].next = False
for k in range(S_COUNT):
source_pause_list[k].next = True
yield clk.posedge
select.next = 2
for k in range(S_COUNT):
source_pause_list[k].next = False
yield sink.wait()
rx_frame = sink.recv()

15
tb/test_udp_arb_mux_4.py
View File

@ -598,19 +598,18 @@ def bench():
yield clk.posedge
while s_udp_payload_axis_tvalid:
source_pause_list[0].next = True
source_pause_list[1].next = True
source_pause_list[2].next = True
source_pause_list[3].next = True
yield clk.posedge
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield clk.posedge
source_pause_list[0].next = False
source_pause_list[1].next = False
source_pause_list[2].next = False
source_pause_list[3].next = False
for k in range(S_COUNT):
source_pause_list[k].next = True
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield sink.wait()
rx_frame = sink.recv()

15
tb/test_udp_arb_mux_64_4.py
View File

@ -598,19 +598,18 @@ def bench():
yield clk.posedge
while s_udp_payload_axis_tvalid:
source_pause_list[0].next = True
source_pause_list[1].next = True
source_pause_list[2].next = True
source_pause_list[3].next = True
yield clk.posedge
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield clk.posedge
source_pause_list[0].next = False
source_pause_list[1].next = False
source_pause_list[2].next = False
source_pause_list[3].next = False
for k in range(S_COUNT):
source_pause_list[k].next = True
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield sink.wait()
rx_frame = sink.recv()

12
tb/test_udp_demux_4.py
View File

@ -695,17 +695,13 @@ def bench():
yield clk.posedge
while s_udp_payload_axis_tvalid or s_udp_hdr_valid:
sink_pause_list[0].next = True
sink_pause_list[1].next = True
sink_pause_list[2].next = True
sink_pause_list[3].next = True
for k in range(M_COUNT):
sink_pause_list[k].next = False
yield clk.posedge
yield clk.posedge
yield clk.posedge
sink_pause_list[0].next = False
sink_pause_list[1].next = False
sink_pause_list[2].next = False
sink_pause_list[3].next = False
for k in range(M_COUNT):
sink_pause_list[k].next = False
yield clk.posedge
select.next = 2

12
tb/test_udp_demux_64_4.py
View File

@ -695,17 +695,13 @@ def bench():
yield clk.posedge
while s_udp_payload_axis_tvalid or s_udp_hdr_valid:
sink_pause_list[0].next = True
sink_pause_list[1].next = True
sink_pause_list[2].next = True
sink_pause_list[3].next = True
for k in range(M_COUNT):
sink_pause_list[k].next = False
yield clk.posedge
yield clk.posedge
yield clk.posedge
sink_pause_list[0].next = False
sink_pause_list[1].next = False
sink_pause_list[2].next = False
sink_pause_list[3].next = False
for k in range(M_COUNT):
sink_pause_list[k].next = False
yield clk.posedge
select.next = 2

6
tb/test_udp_ip_rx.py
View File

@ -264,12 +264,14 @@ def bench():
def wait_pause_source():
while s_ip_payload_axis_tvalid or m_udp_payload_axis_tvalid or s_ip_hdr_valid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_ip_payload_axis_tvalid or m_udp_payload_axis_tvalid or s_ip_hdr_valid:

6
tb/test_udp_ip_rx_64.py
View File

@ -270,12 +270,14 @@ def bench():
def wait_pause_source():
while s_ip_payload_axis_tvalid or m_udp_payload_axis_tvalid or s_ip_hdr_valid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_ip_payload_axis_tvalid or m_udp_payload_axis_tvalid or s_ip_hdr_valid:

6
tb/test_udp_ip_tx.py
View File

@ -256,12 +256,14 @@ def bench():
def wait_pause_source():
while s_udp_payload_axis_tvalid or m_ip_payload_axis_tvalid or s_udp_hdr_valid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_udp_payload_axis_tvalid or m_ip_payload_axis_tvalid or s_udp_hdr_valid:

6
tb/test_udp_ip_tx_64.py
View File

@ -262,12 +262,14 @@ def bench():
def wait_pause_source():
while s_udp_payload_axis_tvalid or m_ip_payload_axis_tvalid or s_udp_hdr_valid:
source_pause.next = True
yield clk.posedge
yield clk.posedge
yield clk.posedge
source_pause.next = False
yield clk.posedge
source_pause.next = True
yield clk.posedge
source_pause.next = False
def wait_pause_sink():
while s_udp_payload_axis_tvalid or m_ip_payload_axis_tvalid or s_udp_hdr_valid:

15
tb/test_udp_mux_4.py
View File

@ -617,20 +617,19 @@ def bench():
yield clk.posedge
while s_udp_payload_axis_tvalid:
source_pause_list[0].next = True
source_pause_list[1].next = True
source_pause_list[2].next = True
source_pause_list[3].next = True
yield clk.posedge
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield clk.posedge
source_pause_list[0].next = False
source_pause_list[1].next = False
source_pause_list[2].next = False
source_pause_list[3].next = False
for k in range(S_COUNT):
source_pause_list[k].next = True
yield clk.posedge
select.next = 2
for k in range(S_COUNT):
source_pause_list[k].next = False
yield sink.wait()
rx_frame = sink.recv()

15
tb/test_udp_mux_64_4.py
View File

@ -617,20 +617,19 @@ def bench():
yield clk.posedge
while s_udp_payload_axis_tvalid:
source_pause_list[0].next = True
source_pause_list[1].next = True
source_pause_list[2].next = True
source_pause_list[3].next = True
yield clk.posedge
yield clk.posedge
for k in range(S_COUNT):
source_pause_list[k].next = False
yield clk.posedge
source_pause_list[0].next = False
source_pause_list[1].next = False
source_pause_list[2].next = False
source_pause_list[3].next = False
for k in range(S_COUNT):
source_pause_list[k].next = True
yield clk.posedge
select.next = 2
for k in range(S_COUNT):
source_pause_list[k].next = False
yield sink.wait()
rx_frame = sink.recv()