FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity

modules/mqnic: Add clock info support to mqnic kernel module

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2022-11-23 17:49:14 -08:00
parent 6cfd808823
commit 051dca3601
4 changed files with 109 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
modules/mqnic/Makefile
View File

@ -14,6 +14,7 @@ mqnic-y += mqnic_scheduler.o
mqnic-y += mqnic_ptp.o
mqnic-y += mqnic_i2c.o
mqnic-y += mqnic_board.o
mqnic-y += mqnic_clk_info.o
mqnic-y += mqnic_tx.o
mqnic-y += mqnic_rx.o
mqnic-y += mqnic_cq.o

16
modules/mqnic/mqnic.h
View File

@ -168,6 +168,7 @@ struct mqnic_dev {
struct mqnic_reg_block *rb_list;
struct mqnic_reg_block *fw_id_rb;
struct mqnic_reg_block *if_rb;
struct mqnic_reg_block *clk_info_rb;
struct mqnic_reg_block *phc_rb;
int dev_port_max;
@ -184,6 +185,14 @@ struct mqnic_dev {
u32 app_id;
u32 core_clk_nom_per_ns_num;
u32 core_clk_nom_per_ns_denom;
u32 core_clk_nom_freq_hz;
u32 ref_clk_nom_per_ns_num;
u32 ref_clk_nom_per_ns_denom;
u32 ref_clk_nom_freq_hz;
u32 clk_info_channels;
u32 if_offset;
u32 if_count;
u32 if_stride;
@ -565,6 +574,13 @@ void mqnic_i2c_deinit(struct mqnic_dev *mqnic);
int mqnic_board_init(struct mqnic_dev *mqnic);
void mqnic_board_deinit(struct mqnic_dev *mqnic);
// mqnic_clk_info.c
void mqnic_clk_info_init(struct mqnic_dev *mdev);
u32 mqnic_get_core_clk_nom_freq_hz(struct mqnic_dev *mdev);
u32 mqnic_get_ref_clk_nom_freq_hz(struct mqnic_dev *mdev);
u32 mqnic_get_core_clk_freq_hz(struct mqnic_dev *mdev);
u32 mqnic_get_clk_freq_hz(struct mqnic_dev *mdev, int ch);
// mqnic_eq.c
int mqnic_create_eq_ring(struct mqnic_if *interface, struct mqnic_eq_ring **ring_ptr,
int index, u8 __iomem *hw_addr);

90
modules/mqnic/mqnic_clk_info.c Normal file
View File

@ -0,0 +1,90 @@
// SPDX-License-Identifier: BSD-2-Clause-Views
/*
* Copyright 2022, The Regents of the University of California.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
*
* 2. Redistributions in binary form must reproduce the above
* copyright notice, this list of conditions and the following
* disclaimer in the documentation and/or other materials provided
* with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* The views and conclusions contained in the software and documentation
* are those of the authors and should not be interpreted as representing
* official policies, either expressed or implied, of The Regents of the
* University of California.
*/
#include "mqnic.h"
void mqnic_clk_info_init(struct mqnic_dev *mdev)
{
u32 val;
mdev->clk_info_rb = mqnic_find_reg_block(mdev->rb_list, MQNIC_RB_CLK_INFO_TYPE, MQNIC_RB_CLK_INFO_VER, 0);
if (!mdev->clk_info_rb)
return;
val = ioread32(mdev->clk_info_rb->regs + MQNIC_RB_CLK_INFO_REF_NOM_PER);
mdev->ref_clk_nom_per_ns_num = val >> 16;
mdev->ref_clk_nom_per_ns_denom = val & 0xffff;
mdev->ref_clk_nom_freq_hz = (mdev->ref_clk_nom_per_ns_denom * 1000000000ull) / mdev->ref_clk_nom_per_ns_num;
val = ioread32(mdev->clk_info_rb->regs + MQNIC_RB_CLK_INFO_CLK_NOM_PER);
mdev->core_clk_nom_per_ns_num = val >> 16;
mdev->core_clk_nom_per_ns_denom = val & 0xffff;
mdev->core_clk_nom_freq_hz = (mdev->core_clk_nom_per_ns_denom * 1000000000ull) / mdev->core_clk_nom_per_ns_num;
mdev->clk_info_channels = ioread32(mdev->clk_info_rb->regs + MQNIC_RB_CLK_INFO_COUNT);
}
u32 mqnic_get_core_clk_nom_freq_hz(struct mqnic_dev *mdev)
{
return mdev->core_clk_nom_freq_hz;
}
EXPORT_SYMBOL(mqnic_get_core_clk_nom_freq_hz);
u32 mqnic_get_ref_clk_nom_freq_hz(struct mqnic_dev *mdev)
{
return mdev->ref_clk_nom_freq_hz;
}
EXPORT_SYMBOL(mqnic_get_ref_clk_nom_freq_hz);
u32 mqnic_get_core_clk_freq_hz(struct mqnic_dev *mdev)
{
if (!mdev->clk_info_rb)
return 0;
return ioread32(mdev->clk_info_rb->regs + MQNIC_RB_CLK_INFO_CLK_FREQ);
}
EXPORT_SYMBOL(mqnic_get_core_clk_freq_hz);
u32 mqnic_get_clk_freq_hz(struct mqnic_dev *mdev, int ch)
{
if (!mdev->clk_info_rb || ch < 0 || ch >= mdev->clk_info_channels)
return 0;
return ioread32(mdev->clk_info_rb->regs + MQNIC_RB_CLK_INFO_FREQ_BASE + ch*4);
}
EXPORT_SYMBOL(mqnic_get_clk_freq_hz);

2
modules/mqnic/mqnic_main.c
View File

@ -333,6 +333,8 @@ static int mqnic_common_probe(struct mqnic_dev *mqnic)
dev_info(dev, "Application ID: 0x%08x", mqnic->app_id);
}
mqnic_clk_info_init(mqnic);
mqnic->phc_rb = mqnic_find_reg_block(mqnic->rb_list, MQNIC_RB_PHC_TYPE, MQNIC_RB_PHC_VER, 0);
// Enumerate interfaces