FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

fpga/build_images.py: update quartus message parsing

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2022-08-04 13:40:34 -07:00
parent d6186eff88
commit 0c877a45fb
1 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
fpga/build_images.py
View File

@ -253,7 +253,9 @@ class QuartusBuild(Build):
self.output_file = os.path.join(self.build_dir, "fpga"+self.output_ext) self.output_file = os.path.join(self.build_dir, "fpga"+self.output_ext)
def scan_log_line(self, line): def scan_log_line(self, line):
if line.startswith('quartus_map'): if line.startswith('quartus_ipgenerate'):
self.phase = "Generating IP"
elif line.startswith('quartus_map') or line.startswith('quartus_syn'):
self.phase = "Running synthesis and mapping" self.phase = "Running synthesis and mapping"
elif line.startswith('quartus_fit'): elif line.startswith('quartus_fit'):
self.synth_done() self.synth_done()
@ -263,6 +265,10 @@ class QuartusBuild(Build):
elif line.startswith('quartus_asm'): elif line.startswith('quartus_asm'):
self.phase = "Running assembler" self.phase = "Running assembler"
m = re.search(r"Worst-case setup slack is (\S+)", line)
if m:
self.wns = m.group(1)
class QuartusProBuild(QuartusBuild): class QuartusProBuild(QuartusBuild):
def __init__(self, design, build_dir, prefix, output): def __init__(self, design, build_dir, prefix, output):