FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity

Update DMA RAM instances

Browse Source
This commit is contained in:
Alex Forencich 2020-09-25 21:51:31 -07:00
parent 882b56dbfa
commit 0d1617c05c
3 changed files with 12 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
fpga/common/rtl/cpl_write.v
View File

@ -282,11 +282,12 @@ dma_psdpram #(
.PIPELINE(RAM_PIPELINE)
)
dma_psdpram_inst (
.clk(clk),
.rst(rst),
/*
* Write port
*/
.clk_wr(clk),
.rst_wr(rst),
.wr_cmd_be(dma_ram_wr_cmd_be_int),
.wr_cmd_addr(dma_ram_wr_cmd_addr_int),
.wr_cmd_data(dma_ram_wr_cmd_data_int),
@ -296,8 +297,6 @@ dma_psdpram_inst (
/*
* Read port
*/
.clk_rd(clk),
.rst_rd(rst),
.rd_cmd_addr(dma_ram_rd_cmd_addr),
.rd_cmd_valid(dma_ram_rd_cmd_valid),
.rd_cmd_ready(dma_ram_rd_cmd_ready),

7
fpga/common/rtl/desc_fetch.v
View File

@ -335,11 +335,12 @@ dma_psdpram #(
.PIPELINE(RAM_PIPELINE)
)
dma_psdpram_inst (
.clk(clk),
.rst(rst),
/*
* Write port
*/
.clk_wr(clk),
.rst_wr(rst),
.wr_cmd_be(dma_ram_wr_cmd_be),
.wr_cmd_addr(dma_ram_wr_cmd_addr),
.wr_cmd_data(dma_ram_wr_cmd_data),
@ -349,8 +350,6 @@ dma_psdpram_inst (
/*
* Read port
*/
.clk_rd(clk),
.rst_rd(rst),
.rd_cmd_addr(dma_ram_rd_cmd_addr_int),
.rd_cmd_valid(dma_ram_rd_cmd_valid_int),
.rd_cmd_ready(dma_ram_rd_cmd_ready_int),

14
fpga/common/rtl/port.v
View File

@ -1857,11 +1857,12 @@ dma_psdpram #(
.PIPELINE(RAM_PIPELINE)
)
dma_psdpram_tx_inst (
.clk(clk),
.rst(rst),
/*
* Write port
*/
.clk_wr(clk),
.rst_wr(rst),
.wr_cmd_be(dma_ram_wr_cmd_be),
.wr_cmd_addr(dma_ram_wr_cmd_addr),
.wr_cmd_data(dma_ram_wr_cmd_data),
@ -1871,8 +1872,6 @@ dma_psdpram_tx_inst (
/*
* Read port
*/
.clk_rd(clk),
.rst_rd(rst),
.rd_cmd_addr(dma_ram_rd_cmd_addr_int),
.rd_cmd_valid(dma_ram_rd_cmd_valid_int),
.rd_cmd_ready(dma_ram_rd_cmd_ready_int),
@ -1963,11 +1962,12 @@ dma_psdpram #(
.PIPELINE(RAM_PIPELINE)
)
dma_psdpram_rx_inst (
.clk(clk),
.rst(rst),
/*
* Write port
*/
.clk_wr(clk),
.rst_wr(rst),
.wr_cmd_be(dma_ram_wr_cmd_be_int),
.wr_cmd_addr(dma_ram_wr_cmd_addr_int),
.wr_cmd_data(dma_ram_wr_cmd_data_int),
@ -1977,8 +1977,6 @@ dma_psdpram_rx_inst (
/*
* Read port
*/
.clk_rd(clk),
.rst_rd(rst),
.rd_cmd_addr(dma_ram_rd_cmd_addr),
.rd_cmd_valid(dma_ram_rd_cmd_valid),
.rd_cmd_ready(dma_ram_rd_cmd_ready),