mirror of
https://github.com/corundum/corundum.git
synced 2025-01-30 08:32:52 +08:00
docs: Update device lists
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
parent
4b4922c858
commit
1d9c63ec66
@ -23,11 +23,12 @@ Corundum also provides an application section for implementing custom logic. Th
|
|||||||
Corundum currently supports devices from both Xilinx and Intel, on boards from several different manufacturers. Designs are included for the following FPGA boards:
|
Corundum currently supports devices from both Xilinx and Intel, on boards from several different manufacturers. Designs are included for the following FPGA boards:
|
||||||
|
|
||||||
* Alpha Data ADM-PCIE-9V3 (Xilinx Virtex UltraScale+ XCVU3P)
|
* Alpha Data ADM-PCIE-9V3 (Xilinx Virtex UltraScale+ XCVU3P)
|
||||||
|
* Dini Group DNPCIe_40G_KU_LL_2QSFP (Xilinx Kintex UltraScale XCKU040)
|
||||||
* Exablaze ExaNIC X10/Cisco Nexus K35-S (Xilinx Kintex UltraScale XCKU035)
|
* Exablaze ExaNIC X10/Cisco Nexus K35-S (Xilinx Kintex UltraScale XCKU035)
|
||||||
* Exablaze ExaNIC X25/Cisco Nexus K3P-S (Xilinx Kintex UltraScale+ XCKU3P)
|
* Exablaze ExaNIC X25/Cisco Nexus K3P-S (Xilinx Kintex UltraScale+ XCKU3P)
|
||||||
* Silicom fb2CG@KU15P (Xilinx Kintex UltraScale+ XCKU15P)
|
* Silicom fb2CG@KU15P (Xilinx Kintex UltraScale+ XCKU15P)
|
||||||
* NetFPGA SUME (Xilinx Virtex 7 XC7V690T)
|
* NetFPGA SUME (Xilinx Virtex 7 XC7V690T)
|
||||||
* Intel Stratix 10 MX dev kit (Intel Stratix 10 MX 1SM21CHU1F53E1VG)
|
* Intel Stratix 10 MX dev kit (Intel Stratix 10 MX 2100)
|
||||||
* Xilinx Alveo U50 (Xilinx Virtex UltraScale+ XCU50)
|
* Xilinx Alveo U50 (Xilinx Virtex UltraScale+ XCU50)
|
||||||
* Xilinx Alveo U200 (Xilinx Virtex UltraScale+ XCU200)
|
* Xilinx Alveo U200 (Xilinx Virtex UltraScale+ XCU200)
|
||||||
* Xilinx Alveo U250 (Xilinx Virtex UltraScale+ XCU250)
|
* Xilinx Alveo U250 (Xilinx Virtex UltraScale+ XCU250)
|
||||||
|
@ -13,66 +13,72 @@ This section details PCIe form-factor targets, which interface with a separate h
|
|||||||
|
|
||||||
.. table:: Summary of the various devices supported by Corundum.
|
.. table:: Summary of the various devices supported by Corundum.
|
||||||
|
|
||||||
============ ================= ==================== ==========
|
============ ======================= ==================== ==========
|
||||||
Manufacturer Board FPGA Board ID
|
Manufacturer Board FPGA Board ID
|
||||||
============ ================= ==================== ==========
|
============ ======================= ==================== ==========
|
||||||
Alpha Data ADM-PCIE-9V3 XCVU3P-2FFVC1517I 0x41449003
|
Alpha Data ADM-PCIE-9V3 XCVU3P-2FFVC1517I 0x41449003
|
||||||
Exablaze ExaNIC X10 XCKU035-2FBVA676E 0x1ce40003
|
Dini Group DNPCIe_40G_KU_LL_2QSFP XCKU040-2FFVA1156E 0x17df1a00
|
||||||
Exablaze ExaNIC X25 XCKU3P-2FFVB676E 0x1ce40009
|
Exablaze ExaNIC X10 XCKU035-2FBVA676E 0x1ce40003
|
||||||
Silicom fb2CG\@KU15P XCKU15P-2FFVE1760E 0x1c2ca00e
|
Exablaze ExaNIC X25 XCKU3P-2FFVB676E 0x1ce40009
|
||||||
Digilent NetFPGA SUME XC7V690T-3FFG1761 0x10ee7028
|
Silicom fb2CG\@KU15P XCKU15P-2FFVE1760E 0x1c2ca00e
|
||||||
Intel DK-DEV-1SMC-H-A 1SM21CHU1F53E1VG 0x11720001
|
Digilent NetFPGA SUME XC7V690T-3FFG1761 0x10ee7028
|
||||||
Xilinx Alveo U50 XCU50-2FSVH2104E 0x10ee9032
|
Intel DK-DEV-1SMX-H-A 1SM21BHU2F53E1VG 0x11720001
|
||||||
Xilinx Alveo U200 XCU200-2FSGD2104E 0x10ee90c8
|
Intel DK-DEV-1SMC-H-A 1SM21CHU1F53E1VG 0x11720001
|
||||||
Xilinx Alveo U250 XCU250-2FIGD2104E 0x10ee90fa
|
Xilinx Alveo U50 XCU50-2FSVH2104E 0x10ee9032
|
||||||
Xilinx Alveo U280 XCU280-L2FSVH2892E 0x10ee9118
|
Xilinx Alveo U200 XCU200-2FSGD2104E 0x10ee90c8
|
||||||
Xilinx VCU108 XCVU095-2FFVA2104E 0x10ee806c
|
Xilinx Alveo U250 XCU250-2FIGD2104E 0x10ee90fa
|
||||||
Xilinx VCU118 XCVU9P-L2FLGA2104E 0x10ee9076
|
Xilinx Alveo U280 XCU280-L2FSVH2892E 0x10ee9118
|
||||||
Xilinx VCU1525 XCVU9P-L2FSGD2014E 0x10ee95f5
|
Xilinx VCU108 XCVU095-2FFVA2104E 0x10ee806c
|
||||||
Xilinx ZCU106 XCZU7EV-2FFVC1156E 0x10ee906a
|
Xilinx VCU118 XCVU9P-L2FLGA2104E 0x10ee9076
|
||||||
============ ================= ==================== ==========
|
Xilinx VCU1525 XCVU9P-L2FSGD2014E 0x10ee95f5
|
||||||
|
Xilinx ZCU106 XCZU7EV-2FFVC1156E 0x10ee906a
|
||||||
|
============ ======================= ==================== ==========
|
||||||
|
|
||||||
.. table:: Summary of available interfaces and on-board memory.
|
.. table:: Summary of available interfaces and on-board memory.
|
||||||
|
|
||||||
================= ========= ========== =============================== =====
|
======================= ========= ========== =============================== =====
|
||||||
Board PCIe IF Network IF DDR HBM
|
Board PCIe IF Network IF DDR HBM
|
||||||
================= ========= ========== =============================== =====
|
======================= ========= ========== =============================== =====
|
||||||
ADM-PCIE-9V3 Gen 3 x16 2x QSFP28 16 GB DDR4 2400 (2x 1G x72) \-
|
ADM-PCIE-9V3 Gen 3 x16 2x QSFP28 16 GB DDR4 2400 (2x 1G x72) \-
|
||||||
ExaNIC X10 Gen 3 x8 2x SFP+ \- \-
|
DNPCIe_40G_KU_LL_2QSFP Gen 3 x8 2x QSFP+ 4 GB DDR4 2400 (512M x72) \-
|
||||||
ExaNIC X25 Gen 3 x8 2x SFP28 \- \-
|
ExaNIC X10 Gen 3 x8 2x SFP+ \- \-
|
||||||
fb2CG\@KU15P Gen 3 x16 2x QSFP28 16 GB DDR4 2400 (4x 512M x72) \-
|
ExaNIC X25 Gen 3 x8 2x SFP28 \- \-
|
||||||
NetFPGA SUME Gen 3 x8 4x SFP+ 8 GB DDR3 1866 (2x 512M x64) \-
|
fb2CG\@KU15P Gen 3 x16 2x QSFP28 16 GB DDR4 2400 (4x 512M x72) \-
|
||||||
DK-DEV-1SMC-H-A Gen 3 x8 2x QSFP28 16 GB DDR4 2666 (2x 512M x72) 16 GB
|
NetFPGA SUME Gen 3 x8 4x SFP+ 8 GB DDR3 1866 (2x 512M x64) \-
|
||||||
Alveo U50 Gen 3 x16 1x QSFP28 \- 8 GB
|
DK-DEV-1SMX-H-A Gen 3 x8 2x QSFP28 8 GB DDR4 2666 (2x 512M x72) 8 GB
|
||||||
Alveo U200 Gen 3 x16 2x QSFP28 64 GB DDR4 2400 (4x 2G x72) \-
|
DK-DEV-1SMC-H-A Gen 3 x8 2x QSFP28 8 GB DDR4 2666 (2x 512M x72) 16 GB
|
||||||
Alveo U250 Gen 3 x16 2x QSFP28 64 GB DDR4 2400 (4x 2G x72) \-
|
Alveo U50 Gen 3 x16 1x QSFP28 \- 8 GB
|
||||||
Alveo U280 Gen 3 x16 2x QSFP28 32 GB DDR4 2400 (2x 2G x72) 8 GB
|
Alveo U200 Gen 3 x16 2x QSFP28 64 GB DDR4 2400 (4x 2G x72) \-
|
||||||
VCU108 Gen 3 x8 1x QSFP28 4 GB DDR4 2400 (2x 256M x80) \-
|
Alveo U250 Gen 3 x16 2x QSFP28 64 GB DDR4 2400 (4x 2G x72) \-
|
||||||
VCU118 Gen 3 x16 2x QSFP28 4 GB DDR4 2400 (2x 256M x80) \-
|
Alveo U280 Gen 3 x16 2x QSFP28 32 GB DDR4 2400 (2x 2G x72) 8 GB
|
||||||
VCU1525 Gen 3 x16 2x QSFP28 64 GB DDR4 2400 (4x 2G x72) \-
|
VCU108 Gen 3 x8 1x QSFP28 4 GB DDR4 2400 (2x 256M x80) \-
|
||||||
ZCU106 Gen 3 x4 2x SFP+ 2 GB DDR4 2400 (256M x64) \-
|
VCU118 Gen 3 x16 2x QSFP28 4 GB DDR4 2400 (2x 256M x80) \-
|
||||||
================= ========= ========== =============================== =====
|
VCU1525 Gen 3 x16 2x QSFP28 64 GB DDR4 2400 (4x 2G x72) \-
|
||||||
|
ZCU106 Gen 3 x4 2x SFP+ 2 GB DDR4 2400 (256M x64) \-
|
||||||
|
======================= ========= ========== =============================== =====
|
||||||
|
|
||||||
.. table:: Summary of support for various ancillary features.
|
.. table:: Summary of support for various ancillary features.
|
||||||
|
|
||||||
================= ============ ============ ==========
|
======================= ============ ============ ==========
|
||||||
Board I2C :sup:`1` MAC :sup:`2` FW update
|
Board I2C :sup:`1` MAC :sup:`2` FW update
|
||||||
================= ============ ============ ==========
|
======================= ============ ============ ==========
|
||||||
ADM-PCIE-9V3 N :sup:`3` Y :sup:`5` Y
|
ADM-PCIE-9V3 N :sup:`3` Y :sup:`5` Y
|
||||||
ExaNIC X10 N :sup:`3` Y Y
|
DNPCIe_40G_KU_LL_2QSFP Y N :sup:`3` Y
|
||||||
ExaNIC X25 N :sup:`3` Y Y
|
ExaNIC X10 N :sup:`3` Y Y
|
||||||
fb2CG\@KU15P Y Y Y
|
ExaNIC X25 N :sup:`3` Y Y
|
||||||
NetFPGA SUME Y N :sup:`7` N :sup:`8`
|
fb2CG\@KU15P Y Y Y
|
||||||
DK-DEV-1SMC-H-A N N N
|
NetFPGA SUME Y N :sup:`7` N :sup:`8`
|
||||||
Alveo U50 N :sup:`4` Y Y
|
DK-DEV-1SMX-H-A N N N
|
||||||
Alveo U200 Y Y Y
|
DK-DEV-1SMC-H-A N N N
|
||||||
Alveo U250 Y Y Y
|
Alveo U50 N :sup:`4` Y Y
|
||||||
Alveo U280 N :sup:`4` Y Y
|
Alveo U200 Y Y Y
|
||||||
VCU108 Y Y :sup:`5` Y
|
Alveo U250 Y Y Y
|
||||||
VCU118 Y Y :sup:`5` Y
|
Alveo U280 N :sup:`4` Y Y
|
||||||
VCU1525 Y Y :sup:`5` Y
|
VCU108 Y Y :sup:`5` Y
|
||||||
ZCU106 Y Y :sup:`5` Y
|
VCU118 Y Y :sup:`5` Y
|
||||||
================= ============ ============ ==========
|
VCU1525 Y Y :sup:`5` Y
|
||||||
|
ZCU106 Y Y :sup:`5` Y
|
||||||
|
======================= ============ ============ ==========
|
||||||
|
|
||||||
- :sup:`1` I2C access to optical modules
|
- :sup:`1` I2C access to optical modules
|
||||||
- :sup:`2` Persistent MAC address storage
|
- :sup:`2` Persistent MAC address storage
|
||||||
@ -85,45 +91,48 @@ This section details PCIe form-factor targets, which interface with a separate h
|
|||||||
|
|
||||||
.. table:: Summary of the board-specific design variants and some important configuration parameters.
|
.. table:: Summary of the board-specific design variants and some important configuration parameters.
|
||||||
|
|
||||||
================= ========================= ==== ======= ==== =====
|
======================= =========================== ==== ======= ==== =====
|
||||||
Board Design IFxP RXQ/TXQ MAC Sched
|
Board Design IFxP RXQ/TXQ MAC Sched
|
||||||
================= ========================= ==== ======= ==== =====
|
======================= =========================== ==== ======= ==== =====
|
||||||
ADM-PCIE-9V3 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
ADM-PCIE-9V3 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
||||||
ADM-PCIE-9V3 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
ADM-PCIE-9V3 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
||||||
ADM-PCIE-9V3 mqnic/fpga_25g/fpga_tdma 2x1 256/256 25G TDMA
|
ADM-PCIE-9V3 mqnic/fpga_25g/fpga_tdma 2x1 256/256 25G TDMA
|
||||||
ADM-PCIE-9V3 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
ADM-PCIE-9V3 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
||||||
ADM-PCIE-9V3 mqnic/fpga_100g/fpga_tdma 2x1 256/256 100G TDMA
|
ADM-PCIE-9V3 mqnic/fpga_100g/fpga_tdma 2x1 256/256 100G TDMA
|
||||||
ExaNIC X10 mqnic/fpga/fpga 2x1 256/1K 10G RR
|
DNPCIe_40G_KU_LL_2QSFP mqnic/fpga/fpga_ku040 2x1 256/2K 10G RR
|
||||||
ExaNIC X25 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
DNPCIe_40G_KU_LL_2QSFP mqnic/fpga/fpga_ku060 2x1 256/2K 10G RR
|
||||||
ExaNIC X25 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
ExaNIC X10 mqnic/fpga/fpga 2x1 256/2K 10G RR
|
||||||
fb2CG\@KU15P mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
ExaNIC X25 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
||||||
fb2CG\@KU15P mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
ExaNIC X25 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
||||||
fb2CG\@KU15P mqnic/fpga_25g/fpga_tdma 2x1 256/256 25G TDMA
|
fb2CG\@KU15P mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
||||||
fb2CG\@KU15P mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
fb2CG\@KU15P mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
||||||
fb2CG\@KU15P mqnic/fpga_100g/fpga_tdma 2x1 256/256 100G TDMA
|
fb2CG\@KU15P mqnic/fpga_25g/fpga_tdma 2x1 256/256 25G TDMA
|
||||||
NetFPGA SUME mqnic/fpga/fpga 1x1 256/512 10G RR
|
fb2CG\@KU15P mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
||||||
DK-DEV-1SMC-H-A mqnic/fpga_10g/fpga 2x1 256/1K 10G RR
|
fb2CG\@KU15P mqnic/fpga_100g/fpga_tdma 2x1 256/256 100G TDMA
|
||||||
Alveo U50 mqnic/fpga_25g/fpga 1x1 256/8K 25G RR
|
NetFPGA SUME mqnic/fpga/fpga 1x1 256/512 10G RR
|
||||||
Alveo U50 mqnic/fpga_25g/fpga_10g 1x1 256/8K 10G RR
|
DK-DEV-1SMX-H-A mqnic/fpga_10g/fpga_1sm21b 2x1 256/1K 10G RR
|
||||||
Alveo U50 mqnic/fpga_100g/fpga 1x1 256/8K 100G RR
|
DK-DEV-1SMC-H-A mqnic/fpga_10g/fpga_1sm21c 2x1 256/1K 10G RR
|
||||||
Alveo U200 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
Alveo U50 mqnic/fpga_25g/fpga 1x1 256/8K 25G RR
|
||||||
Alveo U200 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
Alveo U50 mqnic/fpga_25g/fpga_10g 1x1 256/8K 10G RR
|
||||||
Alveo U200 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
Alveo U50 mqnic/fpga_100g/fpga 1x1 256/8K 100G RR
|
||||||
Alveo U250 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
Alveo U200 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
||||||
Alveo U250 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
Alveo U200 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
||||||
Alveo U250 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
Alveo U200 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
||||||
Alveo U280 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
Alveo U250 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
||||||
Alveo U280 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
Alveo U250 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
||||||
Alveo U280 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
Alveo U250 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
||||||
VCU108 mqnic/fpga_10g/fpga 1x1 256/2K 10G RR
|
Alveo U280 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
||||||
VCU118 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
Alveo U280 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
||||||
VCU118 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
Alveo U280 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
||||||
VCU118 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
VCU108 mqnic/fpga_10g/fpga 1x1 256/2K 10G RR
|
||||||
VCU1525 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
VCU118 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
||||||
VCU1525 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
VCU118 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
||||||
VCU1525 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
VCU118 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
||||||
ZCU106 mqnic/fpga_pcie/fpga 2x1 256/8K 10G RR
|
VCU1525 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR
|
||||||
================= ========================= ==== ======= ==== =====
|
VCU1525 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR
|
||||||
|
VCU1525 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR
|
||||||
|
ZCU106 mqnic/fpga_pcie/fpga 2x1 256/8K 10G RR
|
||||||
|
======================= =========================== ==== ======= ==== =====
|
||||||
|
|
||||||
SoC
|
SoC
|
||||||
===
|
===
|
||||||
@ -163,5 +172,5 @@ This section details SoC targets, which interface with CPU cores on the same dev
|
|||||||
================= ========================= ==== ======= ==== =====
|
================= ========================= ==== ======= ==== =====
|
||||||
Board Design IFxP RXQ/TXQ MAC Sched
|
Board Design IFxP RXQ/TXQ MAC Sched
|
||||||
================= ========================= ==== ======= ==== =====
|
================= ========================= ==== ======= ==== =====
|
||||||
ZCU106 mqnic/fpga_zynqmp/fpga 2x1 256/8K 10G RR
|
ZCU106 mqnic/fpga_zynqmp/fpga 2x1 32/32 10G RR
|
||||||
================= ========================= ==== ======= ==== =====
|
================= ========================= ==== ======= ==== =====
|
||||||
|
@ -15,11 +15,12 @@ The latest source code is available from the `Corundum GitHub repository <https:
|
|||||||
Corundum currently supports devices from both Xilinx and Intel, on boards from several different manufacturers. Designs are included for the following FPGA boards; see :ref:`device_list` for more details:
|
Corundum currently supports devices from both Xilinx and Intel, on boards from several different manufacturers. Designs are included for the following FPGA boards; see :ref:`device_list` for more details:
|
||||||
|
|
||||||
* Alpha Data ADM-PCIE-9V3 (Xilinx Virtex UltraScale+ XCVU3P)
|
* Alpha Data ADM-PCIE-9V3 (Xilinx Virtex UltraScale+ XCVU3P)
|
||||||
|
* Dini Group DNPCIe_40G_KU_LL_2QSFP (Xilinx Kintex UltraScale XCKU040)
|
||||||
* Exablaze ExaNIC X10/Cisco Nexus K35-S (Xilinx Kintex UltraScale XCKU035)
|
* Exablaze ExaNIC X10/Cisco Nexus K35-S (Xilinx Kintex UltraScale XCKU035)
|
||||||
* Exablaze ExaNIC X25/Cisco Nexus K3P-S (Xilinx Kintex UltraScale+ XCKU3P)
|
* Exablaze ExaNIC X25/Cisco Nexus K3P-S (Xilinx Kintex UltraScale+ XCKU3P)
|
||||||
* Silicom fb2CG\@KU15P (Xilinx Kintex UltraScale+ XCKU15P)
|
* Silicom fb2CG\@KU15P (Xilinx Kintex UltraScale+ XCKU15P)
|
||||||
* NetFPGA SUME (Xilinx Virtex 7 XC7V690T)
|
* NetFPGA SUME (Xilinx Virtex 7 XC7V690T)
|
||||||
* Intel Stratix 10 MX dev kit (Intel Stratix 10 MX 1SM21CHU1F53E1VG)
|
* Intel Stratix 10 MX dev kit (Intel Stratix 10 MX 2100)
|
||||||
* Xilinx Alveo U50 (Xilinx Virtex UltraScale+ XCU50)
|
* Xilinx Alveo U50 (Xilinx Virtex UltraScale+ XCU50)
|
||||||
* Xilinx Alveo U200 (Xilinx Virtex UltraScale+ XCU200)
|
* Xilinx Alveo U200 (Xilinx Virtex UltraScale+ XCU200)
|
||||||
* Xilinx Alveo U250 (Xilinx Virtex UltraScale+ XCU250)
|
* Xilinx Alveo U250 (Xilinx Virtex UltraScale+ XCU250)
|
||||||
|
Loading…
x
Reference in New Issue
Block a user