FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-02-06 08:38:23 +08:00
Code Issues Projects Releases Wiki Activity

Update readme

Browse Source
This commit is contained in:
Alex Forencich 2021-04-12 22:55:49 -07:00
parent a45c36e802
commit 314ea7dbf9
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
README.md
View File

@ -9,8 +9,8 @@ GitHub repository: https://github.com/alexforencich/verilog-axi
## Introduction ## Introduction
Collection of AXI4 and AXI4 lite bus components. Most components are fully Collection of AXI4 and AXI4 lite bus components. Most components are fully
parametrizable in interface widths. Includes full cocotb testbench that parametrizable in interface widths. Includes full cocotb testbenches that
utilizes [cocotbext-axi](https://github.com/alexforencich/cocotbext-axi). utilize [cocotbext-axi](https://github.com/alexforencich/cocotbext-axi).
## Documentation ## Documentation