FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Remove unnecessary shadow valid registers

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2023-12-01 14:03:55 -08:00
parent be0d9b7b88
commit 36cf9c9b06
1 changed files with 1 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
rtl/ptp_td_leaf.v
View File

@ -225,8 +225,6 @@ reg [PERIOD_NS_W+32-1:0] src_period_shadow_reg = 0;
reg [9+SRC_FNS_W-1:0] src_ns_reg = 0;
reg [9+32-1:0] src_ns_shadow_reg = 0;
reg src_fns_shadow_valid_reg = 1'b0;
reg src_ns_shadow_valid_reg = 1'b0;
always @(posedge ptp_clk) begin
src_load_reg <= 1'b0;
@ -242,15 +240,12 @@ always @(posedge ptp_clk) begin
if (td_tvalid_reg) begin
if (td_tid_reg[3:0] == 4'd6) begin
src_ns_shadow_reg[15:0] <= td_tdata_reg;
src_fns_shadow_valid_reg <= 1'b0;
end
if (td_tid_reg[3:0] == 4'd7) begin
src_ns_shadow_reg[31:16] <= td_tdata_reg;
src_fns_shadow_valid_reg <= 1'b1;
end
if (td_tid_reg[3:0] == 4'd8) begin
src_ns_shadow_reg[40:32] <= td_tdata_reg;
src_ns_shadow_valid_reg <= 1'b1;
end
if (td_tid_reg[3:0] == 4'd11) begin
src_period_shadow_reg[15:0] <= td_tdata_reg;
@ -264,11 +259,7 @@ always @(posedge ptp_clk) begin
end
if (src_load_reg) begin
if (src_ns_shadow_valid_reg && src_fns_shadow_valid_reg) begin
src_ns_reg <= src_ns_shadow_reg >> (32-SRC_FNS_W);
end
src_fns_shadow_valid_reg <= 1'b0;
src_ns_shadow_valid_reg <= 1'b0;
src_period_reg <= src_period_shadow_reg;
src_marker_reg <= !src_marker_reg;
end