FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Don't accept data until reset is complete

Browse Source
This commit is contained in:
Alex Forencich 2015-10-08 23:46:59 -07:00
parent 90ac361df5
commit 382226ad59
4 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/axis_async_fifo.v
View File

@ -100,7 +100,7 @@ wire read = (output_axis_tready | ~output_axis_tvalid_reg) & ~empty;
assign {output_axis_tlast, output_axis_tuser, output_axis_tdata} = data_out_reg;
assign input_axis_tready = ~full;
assign input_axis_tready = ~full & ~input_rst_sync3;
assign output_axis_tvalid = output_axis_tvalid_reg;
// reset synchronization

2
rtl/axis_async_fifo_64.v
View File

@ -103,7 +103,7 @@ wire read = (output_axis_tready | ~output_axis_tvalid_reg) & ~empty;
assign {output_axis_tlast, output_axis_tuser, output_axis_tkeep, output_axis_tdata} = data_out_reg;
assign input_axis_tready = ~full;
assign input_axis_tready = ~full & ~input_rst_sync3;
assign output_axis_tvalid = output_axis_tvalid_reg;
// reset synchronization

2
rtl/axis_async_frame_fifo.v
View File

@ -116,7 +116,7 @@ wire read = (output_axis_tready | ~output_axis_tvalid_reg) & ~empty;
assign {output_axis_tlast, output_axis_tdata} = data_out_reg;
assign input_axis_tready = (~full | DROP_WHEN_FULL);
assign input_axis_tready = (~full | DROP_WHEN_FULL) & ~input_rst_sync3;
assign output_axis_tvalid = output_axis_tvalid_reg;
assign overflow = overflow_reg;

2
rtl/axis_async_frame_fifo_64.v
View File

@ -119,7 +119,7 @@ wire read = (output_axis_tready | ~output_axis_tvalid_reg) & ~empty;
assign {output_axis_tlast, output_axis_tkeep, output_axis_tdata} = data_out_reg;
assign input_axis_tready = (~full | DROP_WHEN_FULL);
assign input_axis_tready = (~full | DROP_WHEN_FULL) & ~input_rst_sync3;
assign output_axis_tvalid = output_axis_tvalid_reg;
assign overflow = overflow_reg;