FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity

Prioritize read request passthrough

Browse Source
This commit is contained in:
Alex Forencich 2019-10-20 23:30:16 -07:00
parent 771c3af93f
commit 458a7fc598
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rtl/pcie_us_axi_dma_wr.v
View File

@ -637,7 +637,7 @@ always @* begin
last_tlp_next = tlp_cmd_last_reg; last_tlp_next = tlp_cmd_last_reg;
tag_next = tlp_cmd_tag_reg; tag_next = tlp_cmd_tag_reg;
if (tlp_cmd_valid_reg) begin if (tlp_cmd_valid_reg && !s_axis_rq_tvalid) begin
tlp_cmd_ready = 1'b1; tlp_cmd_ready = 1'b1;
if (AXIS_PCIE_DATA_WIDTH >= 256) begin if (AXIS_PCIE_DATA_WIDTH >= 256) begin
m_axi_rready_next = m_axis_rq_tready_int_early; m_axi_rready_next = m_axis_rq_tready_int_early;
@ -768,7 +768,7 @@ always @* begin
last_tlp_next = tlp_cmd_last_reg; last_tlp_next = tlp_cmd_last_reg;
tag_next = tlp_cmd_tag_reg; tag_next = tlp_cmd_tag_reg;
if (tlp_cmd_valid_reg) begin if (tlp_cmd_valid_reg && !s_axis_rq_tvalid) begin
tlp_cmd_ready = 1'b1; tlp_cmd_ready = 1'b1;
if (AXIS_PCIE_DATA_WIDTH >= 256) begin if (AXIS_PCIE_DATA_WIDTH >= 256) begin
m_axi_rready_next = m_axis_rq_tready_int_early; m_axi_rready_next = m_axis_rq_tready_int_early;