FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity

Update Vivado makefiles

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2023-07-13 18:48:34 -07:00
parent b6a9092a9f
commit 48cbe43fa7
24 changed files with 528 additions and 384 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

38
example/ADM_PCIE_9V3/fpga_10g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/ADM_PCIE_9V3/fpga_25g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/AU200/fpga_10g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/AU250/fpga_10g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/AU280/fpga_10g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/AU50/fpga_10g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/Arty/fpga/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/ExaNIC_X10/fpga/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/ExaNIC_X25/fpga_10g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/HTG9200/fpga_10g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/KC705/fpga_gmii/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/KC705/fpga_rgmii/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/KC705/fpga_sgmii/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/NetFPGA_SUME/fpga/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/NexysVideo/fpga/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/VCU108/fpga_10g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/VCU108/fpga_1g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/VCU118/fpga_10g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/VCU118/fpga_1g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/VCU118/fpga_25g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/VCU1525/fpga_10g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/ZCU102/fpga/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/ZCU106/fpga/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl

38
example/fb2CG/fpga_10g/common/vivado.mk
View File

@ -28,7 +28,7 @@
################################################################### ###################################################################
# phony targets # phony targets
.PHONY: clean fpga .PHONY: fpga vivado tmpclean clean distclean
# prevent make from deleting intermediate files and reports # prevent make from deleting intermediate files and reports
.PRECIOUS: %.xpr %.bit %.mcs %.prm .PRECIOUS: %.xpr %.bit %.mcs %.prm
@ -40,15 +40,16 @@ CONFIG ?= config.mk
FPGA_TOP ?= fpga FPGA_TOP ?= fpga
PROJECT ?= $(FPGA_TOP) PROJECT ?= $(FPGA_TOP)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
INC_FILES_REL = $(patsubst %, ../%, $(INC_FILES)) INC_FILES_REL = $(foreach p,$(INC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
XCI_FILES_REL = $(patsubst %, ../%, $(XCI_FILES)) XCI_FILES_REL = $(foreach p,$(XCI_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES)) IP_TCL_FILES_REL = $(foreach p,$(IP_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef XDC_FILES ifdef XDC_FILES
XDC_FILES_REL = $(patsubst %, ../%, $(XDC_FILES)) XDC_FILES_REL = $(foreach p,$(XDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
XDC_FILES_REL = $(FPGA_TOP).xdc XDC_FILES_REL = $(PROJECT).xdc
endif endif
################################################################### ###################################################################
@ -60,20 +61,20 @@ endif
all: fpga all: fpga
fpga: $(FPGA_TOP).bit fpga: $(PROJECT).bit
vivado: $(FPGA_TOP).xpr vivado: $(PROJECT).xpr
vivado $(FPGA_TOP).xpr vivado $(PROJECT).xpr
tmpclean: tmpclean::
-rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl update_config.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl -rm -rf *.bit *.ltx program.tcl generate_mcs.tcl *.mcs *.prm flash.tcl
-rm -rf *_utilization.rpt *_utilization_hierarchical.rpt -rm -rf *_utilization.rpt *_utilization_hierarchical.rpt
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
################################################################### ###################################################################
@ -91,12 +92,17 @@ create_project.tcl: Makefile $(XCI_FILES_REL) $(IP_TCL_FILES_REL)
echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@ echo "add_files -fileset constrs_1 $(XDC_FILES_REL)" >> $@
for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done for x in $(XCI_FILES_REL); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done for x in $(IP_TCL_FILES_REL); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project -quiet $(PROJECT).xpr" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo "source $$x" >> $@; done
$(PROJECT).xpr: create_project.tcl update_config.tcl
vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x) vivado -nojournal -nolog -mode batch $(foreach x,$?,-source $x)
# synthesis run # synthesis run
$(PROJECT).runs/synth_1/$(PROJECT).dcp: $(PROJECT).xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) $(PROJECT).runs/synth_1/$(PROJECT).dcp: create_project.tcl update_config.tcl $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) | $(PROJECT).xpr
echo "open_project $(PROJECT).xpr" > run_synth.tcl echo "open_project $(PROJECT).xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl