FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Update to latest cocotbext-eth

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2023-11-10 19:21:05 -08:00
parent 7914445ac0
commit 495c29f263
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
fpga/common/tb/tdma_ber/test_tdma_ber.py
View File

@ -30,7 +30,7 @@ class TB(object):
self.axil_master = AxiLiteMaster(AxiLiteBus.from_prefix(dut, "s_axil"), dut.clk, dut.rst) self.axil_master = AxiLiteMaster(AxiLiteBus.from_prefix(dut, "s_axil"), dut.clk, dut.rst)
self.ptp_clock = PtpClock( self.ptp_clock = PtpClock(
ts_96=dut.ptp_ts_96, ts_tod=dut.ptp_ts_96,
ts_step=dut.ptp_ts_step, ts_step=dut.ptp_ts_step,
clock=dut.clk, clock=dut.clk,
reset=dut.rst, reset=dut.rst,

2
fpga/common/tb/tdma_scheduler/test_tdma_scheduler.py
View File

@ -25,7 +25,7 @@ class TB(object):
cocotb.start_soon(Clock(dut.clk, 4, units="ns").start()) cocotb.start_soon(Clock(dut.clk, 4, units="ns").start())
self.ptp_clock = PtpClock( self.ptp_clock = PtpClock(
ts_96=dut.input_ts_96, ts_tod=dut.input_ts_96,
ts_step=dut.input_ts_step, ts_step=dut.input_ts_step,
clock=dut.clk, clock=dut.clk,
reset=dut.rst, reset=dut.rst,

2
tox.ini
View File

@ -18,7 +18,7 @@ deps =
cocotb-bus == 0.2.1 cocotb-bus == 0.2.1
cocotb-test == 0.2.4 cocotb-test == 0.2.4
cocotbext-axi == 0.1.24 cocotbext-axi == 0.1.24
cocotbext-eth == 0.1.20 cocotbext-eth == 0.1.22
cocotbext-pcie == 0.2.14 cocotbext-pcie == 0.2.14
scapy == 2.5.0 scapy == 2.5.0