FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity

fpga/mqnic: Enable statistics counters on all targets

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2022-12-06 13:06:39 -08:00
parent e8aaadd102
commit 4b7d51133f
16 changed files with 16 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
fpga/mqnic/DE10_Agilex/fpga_100g/fpga_24AR0/config.tcl
View File

@ -172,7 +172,7 @@ dict set params AXIS_ETH_RX_PIPELINE "0"
dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/DE10_Agilex/fpga_100g/fpga_24B/config.tcl
View File

@ -172,7 +172,7 @@ dict set params AXIS_ETH_RX_PIPELINE "0"
dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/DE10_Agilex/fpga_25g/fpga_10g_24AR0/config.tcl
View File

@ -174,7 +174,7 @@ dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
dict set params MAC_RSFEC "0"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/DE10_Agilex/fpga_25g/fpga_10g_24B/config.tcl
View File

@ -174,7 +174,7 @@ dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
dict set params MAC_RSFEC "0"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/DE10_Agilex/fpga_25g/fpga_24AR0/config.tcl
View File

@ -174,7 +174,7 @@ dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
dict set params MAC_RSFEC "1"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/DE10_Agilex/fpga_25g/fpga_24B/config.tcl
View File

@ -174,7 +174,7 @@ dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
dict set params MAC_RSFEC "1"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/DNPCIe_40G_KU_LL_2QSFP/fpga/fpga_ku040/config.tcl
View File

@ -182,7 +182,7 @@ dict set params AXIS_ETH_RX_PIPELINE "0"
dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/DNPCIe_40G_KU_LL_2QSFP/fpga/fpga_ku060/config.tcl
View File

@ -182,7 +182,7 @@ dict set params AXIS_ETH_RX_PIPELINE "0"
dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/NetFPGA_SUME/fpga/fpga/config.tcl
View File

@ -173,7 +173,7 @@ dict set params AXIS_ETH_RX_PIPELINE "0"
dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/Nexus_K35_S/fpga/fpga/config.tcl
View File

@ -173,7 +173,7 @@ dict set params AXIS_ETH_RX_PIPELINE "0"
dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/S10DX_DK/fpga_25g/fpga/config.tcl
View File

@ -174,7 +174,7 @@ dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
dict set params MAC_RSFEC "1"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/S10DX_DK/fpga_25g/fpga_10g/config.tcl
View File

@ -174,7 +174,7 @@ dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
dict set params MAC_RSFEC "0"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/S10MX_DK/fpga_25g/fpga_10g_1sm21b/config.tcl
View File

@ -178,7 +178,7 @@ dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
dict set params ETH_XCVR_GXT "0"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/S10MX_DK/fpga_25g/fpga_10g_1sm21c/config.tcl
View File

@ -176,7 +176,7 @@ dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
dict set params ETH_XCVR_GXT "0"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/S10MX_DK/fpga_25g/fpga_1sm21b/config.tcl
View File

@ -178,7 +178,7 @@ dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
dict set params ETH_XCVR_GXT "1"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"

2
fpga/mqnic/S10MX_DK/fpga_25g/fpga_1sm21c/config.tcl
View File

@ -176,7 +176,7 @@ dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
dict set params ETH_XCVR_GXT "1"
# Statistics counter subsystem
dict set params STAT_ENABLE "0"
dict set params STAT_ENABLE "1"
dict set params STAT_DMA_ENABLE "1"
dict set params STAT_PCIE_ENABLE "1"
dict set params STAT_INC_WIDTH "24"