FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity

fpga/mqnic: Disable PTP on 100G E-tile designs

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2022-08-03 00:41:53 -07:00
parent dc1976ee00
commit 4bcac62c2a
4 changed files with 61 additions and 61 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

116
docs/source/devicelist.rst
View File

@ -108,64 +108,64 @@ This section details PCIe form-factor targets, which interface with a separate h
.. table:: Summary of the board-specific design variants and some important configuration parameters. .. table:: Summary of the board-specific design variants and some important configuration parameters.
======================= =============================== ==== ======= ==== ===== ======================= =============================== ==== ======= ==== === =====
Board Design IFxP RXQ/TXQ MAC Sched Board Design IFxP RXQ/TXQ MAC PTP Sched
======================= =============================== ==== ======= ==== ===== ======================= =============================== ==== ======= ==== === =====
ADM-PCIE-9V3 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR ADM-PCIE-9V3 mqnic/fpga_25g/fpga 2x1 256/8K 25G Y RR
ADM-PCIE-9V3 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR ADM-PCIE-9V3 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G Y RR
ADM-PCIE-9V3 mqnic/fpga_25g/fpga_tdma 2x1 256/256 25G TDMA ADM-PCIE-9V3 mqnic/fpga_25g/fpga_tdma 2x1 256/256 25G Y TDMA
ADM-PCIE-9V3 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR ADM-PCIE-9V3 mqnic/fpga_100g/fpga 2x1 256/8K 100G Y RR
ADM-PCIE-9V3 mqnic/fpga_100g/fpga_tdma 2x1 256/256 100G TDMA ADM-PCIE-9V3 mqnic/fpga_100g/fpga_tdma 2x1 256/256 100G Y TDMA
DNPCIe_40G_KU_LL_2QSFP mqnic/fpga/fpga_ku040 2x1 256/2K 10G RR DNPCIe_40G_KU_LL_2QSFP mqnic/fpga/fpga_ku040 2x1 256/2K 10G Y RR
DNPCIe_40G_KU_LL_2QSFP mqnic/fpga/fpga_ku060 2x1 256/2K 10G RR DNPCIe_40G_KU_LL_2QSFP mqnic/fpga/fpga_ku060 2x1 256/2K 10G Y RR
Nexus K35-S mqnic/fpga/fpga 2x1 256/2K 10G RR Nexus K35-S mqnic/fpga/fpga 2x1 256/2K 10G Y RR
Nexus K3P-S mqnic/fpga_25g/fpga 2x1 256/8K 25G RR Nexus K3P-S mqnic/fpga_25g/fpga 2x1 256/8K 25G Y RR
Nexus K3P-S mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR Nexus K3P-S mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G Y RR
Nexus K3P-Q mqnic/fpga_25g/fpga 2x1 256/8K 25G RR Nexus K3P-Q mqnic/fpga_25g/fpga 2x1 256/8K 25G Y RR
Nexus K3P-Q mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR Nexus K3P-Q mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G Y RR
fb2CG\@KU15P mqnic/fpga_25g/fpga 2x1 256/8K 25G RR fb2CG\@KU15P mqnic/fpga_25g/fpga 2x1 256/8K 25G Y RR
fb2CG\@KU15P mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR fb2CG\@KU15P mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G Y RR
fb2CG\@KU15P mqnic/fpga_25g/fpga_tdma 2x1 256/256 25G TDMA fb2CG\@KU15P mqnic/fpga_25g/fpga_tdma 2x1 256/256 25G Y TDMA
fb2CG\@KU15P mqnic/fpga_100g/fpga 2x1 256/8K 100G RR fb2CG\@KU15P mqnic/fpga_100g/fpga 2x1 256/8K 100G Y RR
fb2CG\@KU15P mqnic/fpga_100g/fpga_tdma 2x1 256/256 100G TDMA fb2CG\@KU15P mqnic/fpga_100g/fpga_tdma 2x1 256/256 100G Y TDMA
NetFPGA SUME mqnic/fpga/fpga 1x1 256/512 10G RR NetFPGA SUME mqnic/fpga/fpga 1x1 256/512 10G Y RR
250-SoC mqnic/fpga_25g/fpga 2x1 256/8K 25G RR 250-SoC mqnic/fpga_25g/fpga 2x1 256/8K 25G Y RR
250-SoC mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR 250-SoC mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G Y RR
250-SoC mqnic/fpga_100g/fpga 2x1 256/8K 100G RR 250-SoC mqnic/fpga_100g/fpga 2x1 256/8K 100G Y RR
XUP-P3R mqnic/fpga_25g/fpga 4x1 256/8K 25G RR XUP-P3R mqnic/fpga_25g/fpga 4x1 256/8K 25G Y RR
XUP-P3R mqnic/fpga_25g/fpga_10g 4x1 256/8K 10G RR XUP-P3R mqnic/fpga_25g/fpga_10g 4x1 256/8K 10G Y RR
XUP-P3R mqnic/fpga_100g/fpga 4x1 256/8K 100G RR XUP-P3R mqnic/fpga_100g/fpga 4x1 256/8K 100G Y RR
DK-DEV-1SMX-H-A mqnic/fpga_25g/fpga_1sm21b 2x1 256/1K 25G RR DK-DEV-1SMX-H-A mqnic/fpga_25g/fpga_1sm21b 2x1 256/1K 25G Y RR
DK-DEV-1SMC-H-A mqnic/fpga_25g/fpga_1sm21c 2x1 256/1K 25G RR DK-DEV-1SMC-H-A mqnic/fpga_25g/fpga_1sm21c 2x1 256/1K 25G Y RR
DK-DEV-1SMX-H-A mqnic/fpga_25g/fpga_10g_1sm21b 2x1 256/1K 10G RR DK-DEV-1SMX-H-A mqnic/fpga_25g/fpga_10g_1sm21b 2x1 256/1K 10G Y RR
DK-DEV-1SMC-H-A mqnic/fpga_25g/fpga_10g_1sm21c 2x1 256/1K 10G RR DK-DEV-1SMC-H-A mqnic/fpga_25g/fpga_10g_1sm21c 2x1 256/1K 10G Y RR
DK-DEV-1SDX-P-A mqnic/fpga_25g/fpga 2x1 256/1K 25G RR DK-DEV-1SDX-P-A mqnic/fpga_25g/fpga 2x1 256/1K 25G Y RR
DK-DEV-1SDX-P-A mqnic/fpga_25g/fpga_10g 2x1 256/1K 10G RR DK-DEV-1SDX-P-A mqnic/fpga_25g/fpga_10g 2x1 256/1K 10G Y RR
DE10-Agilex mqnic/fpga_25g/fpga 2x1 256/1K 25G RR DE10-Agilex mqnic/fpga_25g/fpga 2x1 256/1K 25G Y RR
DE10-Agilex mqnic/fpga_25g/fpga_10g 2x1 256/1K 10G RR DE10-Agilex mqnic/fpga_25g/fpga_10g 2x1 256/1K 10G Y RR
DE10-Agilex mqnic/fpga_100g/fpga 2x1 256/1K 100G RR DE10-Agilex mqnic/fpga_100g/fpga 2x1 256/1K 100G N RR
Alveo U50 mqnic/fpga_25g/fpga 1x1 256/8K 25G RR Alveo U50 mqnic/fpga_25g/fpga 1x1 256/8K 25G Y RR
Alveo U50 mqnic/fpga_25g/fpga_10g 1x1 256/8K 10G RR Alveo U50 mqnic/fpga_25g/fpga_10g 1x1 256/8K 10G Y RR
Alveo U50 mqnic/fpga_100g/fpga 1x1 256/8K 100G RR Alveo U50 mqnic/fpga_100g/fpga 1x1 256/8K 100G Y RR
Alveo U200 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR Alveo U200 mqnic/fpga_25g/fpga 2x1 256/8K 25G Y RR
Alveo U200 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR Alveo U200 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G Y RR
Alveo U200 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR Alveo U200 mqnic/fpga_100g/fpga 2x1 256/8K 100G Y RR
Alveo U250 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR Alveo U250 mqnic/fpga_25g/fpga 2x1 256/8K 25G Y RR
Alveo U250 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR Alveo U250 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G Y RR
Alveo U250 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR Alveo U250 mqnic/fpga_100g/fpga 2x1 256/8K 100G Y RR
Alveo U280 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR Alveo U280 mqnic/fpga_25g/fpga 2x1 256/8K 25G Y RR
Alveo U280 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR Alveo U280 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G Y RR
Alveo U280 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR Alveo U280 mqnic/fpga_100g/fpga 2x1 256/8K 100G Y RR
VCU108 mqnic/fpga_25g/fpga 1x1 256/2K 25G RR VCU108 mqnic/fpga_25g/fpga 1x1 256/2K 25G Y RR
VCU108 mqnic/fpga_25g/fpga_10g 1x1 256/2K 10G RR VCU108 mqnic/fpga_25g/fpga_10g 1x1 256/2K 10G Y RR
VCU118 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR VCU118 mqnic/fpga_25g/fpga 2x1 256/8K 25G Y RR
VCU118 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR VCU118 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G Y RR
VCU118 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR VCU118 mqnic/fpga_100g/fpga 2x1 256/8K 100G Y RR
VCU1525 mqnic/fpga_25g/fpga 2x1 256/8K 25G RR VCU1525 mqnic/fpga_25g/fpga 2x1 256/8K 25G Y RR
VCU1525 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G RR VCU1525 mqnic/fpga_25g/fpga_10g 2x1 256/8K 10G Y RR
VCU1525 mqnic/fpga_100g/fpga 2x1 256/8K 100G RR VCU1525 mqnic/fpga_100g/fpga 2x1 256/8K 100G Y RR
ZCU106 mqnic/fpga_pcie/fpga 2x1 256/8K 10G RR ZCU106 mqnic/fpga_pcie/fpga 2x1 256/8K 10G Y RR
======================= =============================== ==== ======= ==== ===== ======================= =============================== ==== ======= ==== === =====
SoC SoC
=== ===

2
fpga/mqnic/DE10_Agilex/fpga_100g/fpga_24AR0/config.tcl
View File

@ -119,7 +119,7 @@ dict set params TX_SCHEDULER_PIPELINE [dict get $params TX_QUEUE_PIPELINE]
dict set params TDMA_INDEX_WIDTH "6" dict set params TDMA_INDEX_WIDTH "6"
# Interface configuration # Interface configuration
dict set params PTP_TS_ENABLE "1" dict set params PTP_TS_ENABLE "0"
dict set params TX_CPL_FIFO_DEPTH "32" dict set params TX_CPL_FIFO_DEPTH "32"
dict set params TX_CHECKSUM_ENABLE "1" dict set params TX_CHECKSUM_ENABLE "1"
dict set params RX_RSS_ENABLE "1" dict set params RX_RSS_ENABLE "1"

2
fpga/mqnic/DE10_Agilex/fpga_100g/fpga_24B/config.tcl
View File

@ -119,7 +119,7 @@ dict set params TX_SCHEDULER_PIPELINE [dict get $params TX_QUEUE_PIPELINE]
dict set params TDMA_INDEX_WIDTH "6" dict set params TDMA_INDEX_WIDTH "6"
# Interface configuration # Interface configuration
dict set params PTP_TS_ENABLE "1" dict set params PTP_TS_ENABLE "0"
dict set params TX_CPL_FIFO_DEPTH "32" dict set params TX_CPL_FIFO_DEPTH "32"
dict set params TX_CHECKSUM_ENABLE "1" dict set params TX_CHECKSUM_ENABLE "1"
dict set params RX_RSS_ENABLE "1" dict set params RX_RSS_ENABLE "1"

2
fpga/mqnic/DE10_Agilex/fpga_100g/rtl/eth_mac_dual_wrapper.v
View File

@ -498,7 +498,7 @@ for (n = 0; n < N_CH; n = n + 1) begin : mac_ch
.DATA_WIDTH(DATA_WIDTH), .DATA_WIDTH(DATA_WIDTH),
.KEEP_WIDTH(KEEP_WIDTH), .KEEP_WIDTH(KEEP_WIDTH),
.S_USER_WIDTH(1), .S_USER_WIDTH(1),
.M_USER_WIDTH(RX_USER_WIDTH) .M_USER_WIDTH(PTP_TS_WIDTH+1)
) )
mac_ts_insert_inst ( mac_ts_insert_inst (
.clk(mac_clk[n]), .clk(mac_clk[n]),