mirror of
https://github.com/corundum/corundum.git
synced 2025-01-16 08:12:53 +08:00
fpga/mqnic/Alveo: Rework AU55 clocking
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
parent
cccd983975
commit
534cd3735f
@ -224,7 +224,8 @@ parameter AXIS_ETH_RX_USER_WIDTH = (PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;
|
||||
wire pcie_user_clk;
|
||||
wire pcie_user_reset;
|
||||
|
||||
wire clk_161mhz_ref_int;
|
||||
wire clk_100mhz_1_ibufg;
|
||||
wire clk_100mhz_1_int;
|
||||
|
||||
wire clk_50mhz_mmcm_out;
|
||||
wire clk_125mhz_mmcm_out;
|
||||
@ -241,19 +242,35 @@ wire mmcm_rst = pcie_user_reset;
|
||||
wire mmcm_locked;
|
||||
wire mmcm_clkfb;
|
||||
|
||||
IBUFGDS #(
|
||||
.DIFF_TERM("FALSE"),
|
||||
.IBUF_LOW_PWR("FALSE")
|
||||
)
|
||||
clk_100mhz_1_ibufg_inst (
|
||||
.O (clk_100mhz_1_ibufg),
|
||||
.I (clk_100mhz_1_p),
|
||||
.IB (clk_100mhz_1_n)
|
||||
);
|
||||
|
||||
BUFG
|
||||
clk_100mhz_1_bufg_inst (
|
||||
.I(clk_100mhz_1_ibufg),
|
||||
.O(clk_100mhz_1_int)
|
||||
);
|
||||
|
||||
// MMCM instance
|
||||
// 161.13 MHz in, 50 MHz + 125 MHz out
|
||||
// 100 MHz in, 125 MHz + 50 MHz out
|
||||
// PFD range: 10 MHz to 500 MHz
|
||||
// VCO range: 800 MHz to 1600 MHz
|
||||
// M = 128, D = 15 sets Fvco = 1375 MHz (in range)
|
||||
// Divide by 27.5 to get output frequency of 50 MHz
|
||||
// Divide by 11 to get output frequency of 125 MHz
|
||||
// M = 10, D = 1 sets Fvco = 1000 MHz
|
||||
// Divide by 8 to get output frequency of 125 MHz
|
||||
// Divide by 20 to get output frequency of 50 MHz
|
||||
MMCME4_BASE #(
|
||||
.BANDWIDTH("OPTIMIZED"),
|
||||
.CLKOUT0_DIVIDE_F(27.5),
|
||||
.CLKOUT0_DIVIDE_F(8),
|
||||
.CLKOUT0_DUTY_CYCLE(0.5),
|
||||
.CLKOUT0_PHASE(0),
|
||||
.CLKOUT1_DIVIDE(11),
|
||||
.CLKOUT1_DIVIDE(20),
|
||||
.CLKOUT1_DUTY_CYCLE(0.5),
|
||||
.CLKOUT1_PHASE(0),
|
||||
.CLKOUT2_DIVIDE(1),
|
||||
@ -271,22 +288,22 @@ MMCME4_BASE #(
|
||||
.CLKOUT6_DIVIDE(1),
|
||||
.CLKOUT6_DUTY_CYCLE(0.5),
|
||||
.CLKOUT6_PHASE(0),
|
||||
.CLKFBOUT_MULT_F(128),
|
||||
.CLKFBOUT_MULT_F(10),
|
||||
.CLKFBOUT_PHASE(0),
|
||||
.DIVCLK_DIVIDE(15),
|
||||
.DIVCLK_DIVIDE(1),
|
||||
.REF_JITTER1(0.010),
|
||||
.CLKIN1_PERIOD(6.206),
|
||||
.CLKIN1_PERIOD(10.000),
|
||||
.STARTUP_WAIT("FALSE"),
|
||||
.CLKOUT4_CASCADE("FALSE")
|
||||
)
|
||||
clk_mmcm_inst (
|
||||
.CLKIN1(clk_161mhz_ref_int),
|
||||
.CLKIN1(clk_100mhz_1_int),
|
||||
.CLKFBIN(mmcm_clkfb),
|
||||
.RST(mmcm_rst),
|
||||
.PWRDWN(1'b0),
|
||||
.CLKOUT0(clk_50mhz_mmcm_out),
|
||||
.CLKOUT0(clk_125mhz_mmcm_out),
|
||||
.CLKOUT0B(),
|
||||
.CLKOUT1(clk_125mhz_mmcm_out),
|
||||
.CLKOUT1(clk_50mhz_mmcm_out),
|
||||
.CLKOUT1B(),
|
||||
.CLKOUT2(),
|
||||
.CLKOUT2B(),
|
||||
@ -991,8 +1008,6 @@ wire qsfp0_mgt_refclk;
|
||||
wire qsfp0_mgt_refclk_int;
|
||||
wire qsfp0_mgt_refclk_bufg;
|
||||
|
||||
assign clk_161mhz_ref_int = qsfp0_mgt_refclk_bufg;
|
||||
|
||||
IBUFDS_GTE4 ibufds_gte4_qsfp0_mgt_refclk_inst (
|
||||
.I (qsfp0_mgt_refclk_p),
|
||||
.IB (qsfp0_mgt_refclk_n),
|
||||
@ -1281,29 +1296,11 @@ wire [HBM_CH-1:0] m_axi_hbm_rready;
|
||||
|
||||
wire [HBM_CH-1:0] hbm_status;
|
||||
|
||||
wire clk_100mhz_1_ibufg;
|
||||
|
||||
IBUFGDS #(
|
||||
.DIFF_TERM("FALSE"),
|
||||
.IBUF_LOW_PWR("FALSE")
|
||||
)
|
||||
clk_100mhz_1_ibufg_inst (
|
||||
.O (clk_100mhz_1_ibufg),
|
||||
.I (clk_100mhz_1_p),
|
||||
.IB (clk_100mhz_1_n)
|
||||
);
|
||||
|
||||
generate
|
||||
|
||||
if (HBM_ENABLE) begin
|
||||
|
||||
wire hbm_ref_clk;
|
||||
|
||||
BUFG
|
||||
hbm_ref_clk_bufg_inst (
|
||||
.I(clk_100mhz_1_ibufg),
|
||||
.O(hbm_ref_clk)
|
||||
);
|
||||
wire hbm_ref_clk = clk_100mhz_1_int;
|
||||
|
||||
wire hbm_cattrip_1;
|
||||
wire hbm_cattrip_2;
|
||||
|
||||
@ -233,7 +233,8 @@ parameter AXIS_ETH_RX_USER_WIDTH = (PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;
|
||||
wire pcie_user_clk;
|
||||
wire pcie_user_reset;
|
||||
|
||||
wire clk_161mhz_ref_int;
|
||||
wire clk_100mhz_1_ibufg;
|
||||
wire clk_100mhz_1_int;
|
||||
|
||||
wire clk_50mhz_mmcm_out;
|
||||
wire clk_125mhz_mmcm_out;
|
||||
@ -250,19 +251,35 @@ wire mmcm_rst = pcie_user_reset;
|
||||
wire mmcm_locked;
|
||||
wire mmcm_clkfb;
|
||||
|
||||
IBUFGDS #(
|
||||
.DIFF_TERM("FALSE"),
|
||||
.IBUF_LOW_PWR("FALSE")
|
||||
)
|
||||
clk_100mhz_1_ibufg_inst (
|
||||
.O (clk_100mhz_1_ibufg),
|
||||
.I (clk_100mhz_1_p),
|
||||
.IB (clk_100mhz_1_n)
|
||||
);
|
||||
|
||||
BUFG
|
||||
clk_100mhz_1_bufg_inst (
|
||||
.I(clk_100mhz_1_ibufg),
|
||||
.O(clk_100mhz_1_int)
|
||||
);
|
||||
|
||||
// MMCM instance
|
||||
// 161.13 MHz in, 50 MHz + 125 MHz out
|
||||
// 100 MHz in, 125 MHz + 50 MHz out
|
||||
// PFD range: 10 MHz to 500 MHz
|
||||
// VCO range: 800 MHz to 1600 MHz
|
||||
// M = 128, D = 15 sets Fvco = 1375 MHz (in range)
|
||||
// Divide by 27.5 to get output frequency of 50 MHz
|
||||
// Divide by 11 to get output frequency of 125 MHz
|
||||
// M = 10, D = 1 sets Fvco = 1000 MHz
|
||||
// Divide by 8 to get output frequency of 125 MHz
|
||||
// Divide by 20 to get output frequency of 50 MHz
|
||||
MMCME4_BASE #(
|
||||
.BANDWIDTH("OPTIMIZED"),
|
||||
.CLKOUT0_DIVIDE_F(27.5),
|
||||
.CLKOUT0_DIVIDE_F(8),
|
||||
.CLKOUT0_DUTY_CYCLE(0.5),
|
||||
.CLKOUT0_PHASE(0),
|
||||
.CLKOUT1_DIVIDE(11),
|
||||
.CLKOUT1_DIVIDE(20),
|
||||
.CLKOUT1_DUTY_CYCLE(0.5),
|
||||
.CLKOUT1_PHASE(0),
|
||||
.CLKOUT2_DIVIDE(1),
|
||||
@ -280,22 +297,22 @@ MMCME4_BASE #(
|
||||
.CLKOUT6_DIVIDE(1),
|
||||
.CLKOUT6_DUTY_CYCLE(0.5),
|
||||
.CLKOUT6_PHASE(0),
|
||||
.CLKFBOUT_MULT_F(128),
|
||||
.CLKFBOUT_MULT_F(10),
|
||||
.CLKFBOUT_PHASE(0),
|
||||
.DIVCLK_DIVIDE(15),
|
||||
.DIVCLK_DIVIDE(1),
|
||||
.REF_JITTER1(0.010),
|
||||
.CLKIN1_PERIOD(6.206),
|
||||
.CLKIN1_PERIOD(10.000),
|
||||
.STARTUP_WAIT("FALSE"),
|
||||
.CLKOUT4_CASCADE("FALSE")
|
||||
)
|
||||
clk_mmcm_inst (
|
||||
.CLKIN1(clk_161mhz_ref_int),
|
||||
.CLKIN1(clk_100mhz_1_int),
|
||||
.CLKFBIN(mmcm_clkfb),
|
||||
.RST(mmcm_rst),
|
||||
.PWRDWN(1'b0),
|
||||
.CLKOUT0(clk_50mhz_mmcm_out),
|
||||
.CLKOUT0(clk_125mhz_mmcm_out),
|
||||
.CLKOUT0B(),
|
||||
.CLKOUT1(clk_125mhz_mmcm_out),
|
||||
.CLKOUT1(clk_50mhz_mmcm_out),
|
||||
.CLKOUT1B(),
|
||||
.CLKOUT2(),
|
||||
.CLKOUT2B(),
|
||||
@ -973,8 +990,6 @@ wire qsfp0_mgt_refclk;
|
||||
wire qsfp0_mgt_refclk_int;
|
||||
wire qsfp0_mgt_refclk_bufg;
|
||||
|
||||
assign clk_161mhz_ref_int = qsfp0_mgt_refclk_bufg;
|
||||
|
||||
IBUFDS_GTE4 ibufds_gte4_qsfp0_mgt_refclk_inst (
|
||||
.I (qsfp0_mgt_refclk_p),
|
||||
.IB (qsfp0_mgt_refclk_n),
|
||||
@ -1319,29 +1334,11 @@ wire [HBM_CH-1:0] m_axi_hbm_rready;
|
||||
|
||||
wire [HBM_CH-1:0] hbm_status;
|
||||
|
||||
wire clk_100mhz_1_ibufg;
|
||||
|
||||
IBUFGDS #(
|
||||
.DIFF_TERM("FALSE"),
|
||||
.IBUF_LOW_PWR("FALSE")
|
||||
)
|
||||
clk_100mhz_1_ibufg_inst (
|
||||
.O (clk_100mhz_1_ibufg),
|
||||
.I (clk_100mhz_1_p),
|
||||
.IB (clk_100mhz_1_n)
|
||||
);
|
||||
|
||||
generate
|
||||
|
||||
if (HBM_ENABLE) begin
|
||||
|
||||
wire hbm_ref_clk;
|
||||
|
||||
BUFG
|
||||
hbm_ref_clk_bufg_inst (
|
||||
.I(clk_100mhz_1_ibufg),
|
||||
.O(hbm_ref_clk)
|
||||
);
|
||||
wire hbm_ref_clk = clk_100mhz_1_int;
|
||||
|
||||
wire hbm_cattrip_1;
|
||||
wire hbm_cattrip_2;
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user