FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

fpga/mqnic: Add DRAM interface module

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2022-12-19 16:47:02 -08:00
parent 5b20e3ff87
commit 6c58e950d3
134 changed files with 1087 additions and 154 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
fpga/app/dma_bench/tb/mqnic_core_pcie_us/Makefile
View File

@ -41,6 +41,7 @@ MODULE = test_$(DUT)
VERILOG_SOURCES += ../../rtl/common/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/app/dma_bench/tb/mqnic_core_pcie_us/test_mqnic_core_pcie_us.py
View File

@ -864,6 +864,7 @@ def test_mqnic_core_pcie_us(request, if_count, ports_per_if, axis_pcie_data_widt
os.path.join(rtl_dir, "common", f"{dut}.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/app/template/tb/mqnic_core_pcie_us/Makefile
View File

@ -41,6 +41,7 @@ MODULE = test_$(DUT)
VERILOG_SOURCES += ../../rtl/common/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

3
fpga/app/template/tb/mqnic_core_pcie_us/test_mqnic_core_pcie_us.py
View File

@ -699,8 +699,9 @@ def test_mqnic_core_pcie_us(request, if_count, ports_per_if, axis_pcie_data_widt
verilog_sources = [
os.path.join(rtl_dir, "common", f"{dut}.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

774
fpga/common/rtl/mqnic_core.v
View File

@ -608,6 +608,8 @@ localparam CLK_CYCLES_PER_US = (1000*CLK_PERIOD_NS_DENOM)/CLK_PERIOD_NS_NUM;
localparam PHC_RB_BASE_ADDR = 32'h100;
localparam CLK_RB_BASE_ADDR = PHC_RB_BASE_ADDR + 32'h100;
genvar m, n;
// check configuration
initial begin
if (RB_NEXT_PTR > 0 && RB_NEXT_PTR < 16'h200) begin
@ -882,7 +884,7 @@ mqnic_ptp_inst (
.ptp_perout_pulse(ptp_perout_pulse)
);
localparam CLK_CNT = PORT_COUNT*2;
localparam CLK_CNT = PORT_COUNT*2 + (DDR_ENABLE ? DDR_CH : 0) + (HBM_ENABLE ? HBM_CH : 0);
wire [CLK_CNT-1:0] all_clocks;
@ -891,7 +893,7 @@ mqnic_rb_clk_info #(
.CLK_PERIOD_NS_DENOM(CLK_PERIOD_NS_DENOM),
.REF_CLK_PERIOD_NS_NUM(PTP_CLK_PERIOD_NS_NUM),
.REF_CLK_PERIOD_NS_DENOM(PTP_CLK_PERIOD_NS_DENOM),
.CH_CNT(PORT_COUNT*2),
.CH_CNT(CLK_CNT),
.REG_ADDR_WIDTH(AXIL_CTRL_ADDR_WIDTH),
.REG_DATA_WIDTH(AXIL_CTRL_DATA_WIDTH),
.REG_STRB_WIDTH(AXIL_CTRL_STRB_WIDTH),
@ -2426,6 +2428,481 @@ end
endgenerate
// RAM infrastructure
wire [DDR_CH-1:0] app_ddr_clk;
wire [DDR_CH-1:0] app_ddr_rst;
wire [DDR_CH*AXI_DDR_ID_WIDTH-1:0] app_m_axi_ddr_awid;
wire [DDR_CH*AXI_DDR_ADDR_WIDTH-1:0] app_m_axi_ddr_awaddr;
wire [DDR_CH*8-1:0] app_m_axi_ddr_awlen;
wire [DDR_CH*3-1:0] app_m_axi_ddr_awsize;
wire [DDR_CH*2-1:0] app_m_axi_ddr_awburst;
wire [DDR_CH-1:0] app_m_axi_ddr_awlock;
wire [DDR_CH*4-1:0] app_m_axi_ddr_awcache;
wire [DDR_CH*3-1:0] app_m_axi_ddr_awprot;
wire [DDR_CH*4-1:0] app_m_axi_ddr_awqos;
wire [DDR_CH*AXI_DDR_AWUSER_WIDTH-1:0] app_m_axi_ddr_awuser;
wire [DDR_CH-1:0] app_m_axi_ddr_awvalid;
wire [DDR_CH-1:0] app_m_axi_ddr_awready;
wire [DDR_CH*AXI_DDR_DATA_WIDTH-1:0] app_m_axi_ddr_wdata;
wire [DDR_CH*AXI_DDR_STRB_WIDTH-1:0] app_m_axi_ddr_wstrb;
wire [DDR_CH-1:0] app_m_axi_ddr_wlast;
wire [DDR_CH*AXI_DDR_WUSER_WIDTH-1:0] app_m_axi_ddr_wuser;
wire [DDR_CH-1:0] app_m_axi_ddr_wvalid;
wire [DDR_CH-1:0] app_m_axi_ddr_wready;
wire [DDR_CH*AXI_DDR_ID_WIDTH-1:0] app_m_axi_ddr_bid;
wire [DDR_CH*2-1:0] app_m_axi_ddr_bresp;
wire [DDR_CH*AXI_DDR_BUSER_WIDTH-1:0] app_m_axi_ddr_buser;
wire [DDR_CH-1:0] app_m_axi_ddr_bvalid;
wire [DDR_CH-1:0] app_m_axi_ddr_bready;
wire [DDR_CH*AXI_DDR_ID_WIDTH-1:0] app_m_axi_ddr_arid;
wire [DDR_CH*AXI_DDR_ADDR_WIDTH-1:0] app_m_axi_ddr_araddr;
wire [DDR_CH*8-1:0] app_m_axi_ddr_arlen;
wire [DDR_CH*3-1:0] app_m_axi_ddr_arsize;
wire [DDR_CH*2-1:0] app_m_axi_ddr_arburst;
wire [DDR_CH-1:0] app_m_axi_ddr_arlock;
wire [DDR_CH*4-1:0] app_m_axi_ddr_arcache;
wire [DDR_CH*3-1:0] app_m_axi_ddr_arprot;
wire [DDR_CH*4-1:0] app_m_axi_ddr_arqos;
wire [DDR_CH*AXI_DDR_ARUSER_WIDTH-1:0] app_m_axi_ddr_aruser;
wire [DDR_CH-1:0] app_m_axi_ddr_arvalid;
wire [DDR_CH-1:0] app_m_axi_ddr_arready;
wire [DDR_CH*AXI_DDR_ID_WIDTH-1:0] app_m_axi_ddr_rid;
wire [DDR_CH*AXI_DDR_DATA_WIDTH-1:0] app_m_axi_ddr_rdata;
wire [DDR_CH*2-1:0] app_m_axi_ddr_rresp;
wire [DDR_CH-1:0] app_m_axi_ddr_rlast;
wire [DDR_CH*AXI_DDR_RUSER_WIDTH-1:0] app_m_axi_ddr_ruser;
wire [DDR_CH-1:0] app_m_axi_ddr_rvalid;
wire [DDR_CH-1:0] app_m_axi_ddr_rready;
wire [DDR_CH-1:0] app_ddr_status;
wire [HBM_CH-1:0] app_hbm_clk;
wire [HBM_CH-1:0] app_hbm_rst;
wire [HBM_CH*AXI_HBM_ID_WIDTH-1:0] app_m_axi_hbm_awid;
wire [HBM_CH*AXI_HBM_ADDR_WIDTH-1:0] app_m_axi_hbm_awaddr;
wire [HBM_CH*8-1:0] app_m_axi_hbm_awlen;
wire [HBM_CH*3-1:0] app_m_axi_hbm_awsize;
wire [HBM_CH*2-1:0] app_m_axi_hbm_awburst;
wire [HBM_CH-1:0] app_m_axi_hbm_awlock;
wire [HBM_CH*4-1:0] app_m_axi_hbm_awcache;
wire [HBM_CH*3-1:0] app_m_axi_hbm_awprot;
wire [HBM_CH*4-1:0] app_m_axi_hbm_awqos;
wire [HBM_CH*AXI_HBM_AWUSER_WIDTH-1:0] app_m_axi_hbm_awuser;
wire [HBM_CH-1:0] app_m_axi_hbm_awvalid;
wire [HBM_CH-1:0] app_m_axi_hbm_awready;
wire [HBM_CH*AXI_HBM_DATA_WIDTH-1:0] app_m_axi_hbm_wdata;
wire [HBM_CH*AXI_HBM_STRB_WIDTH-1:0] app_m_axi_hbm_wstrb;
wire [HBM_CH-1:0] app_m_axi_hbm_wlast;
wire [HBM_CH*AXI_HBM_WUSER_WIDTH-1:0] app_m_axi_hbm_wuser;
wire [HBM_CH-1:0] app_m_axi_hbm_wvalid;
wire [HBM_CH-1:0] app_m_axi_hbm_wready;
wire [HBM_CH*AXI_HBM_ID_WIDTH-1:0] app_m_axi_hbm_bid;
wire [HBM_CH*2-1:0] app_m_axi_hbm_bresp;
wire [HBM_CH*AXI_HBM_BUSER_WIDTH-1:0] app_m_axi_hbm_buser;
wire [HBM_CH-1:0] app_m_axi_hbm_bvalid;
wire [HBM_CH-1:0] app_m_axi_hbm_bready;
wire [HBM_CH*AXI_HBM_ID_WIDTH-1:0] app_m_axi_hbm_arid;
wire [HBM_CH*AXI_HBM_ADDR_WIDTH-1:0] app_m_axi_hbm_araddr;
wire [HBM_CH*8-1:0] app_m_axi_hbm_arlen;
wire [HBM_CH*3-1:0] app_m_axi_hbm_arsize;
wire [HBM_CH*2-1:0] app_m_axi_hbm_arburst;
wire [HBM_CH-1:0] app_m_axi_hbm_arlock;
wire [HBM_CH*4-1:0] app_m_axi_hbm_arcache;
wire [HBM_CH*3-1:0] app_m_axi_hbm_arprot;
wire [HBM_CH*4-1:0] app_m_axi_hbm_arqos;
wire [HBM_CH*AXI_HBM_ARUSER_WIDTH-1:0] app_m_axi_hbm_aruser;
wire [HBM_CH-1:0] app_m_axi_hbm_arvalid;
wire [HBM_CH-1:0] app_m_axi_hbm_arready;
wire [HBM_CH*AXI_HBM_ID_WIDTH-1:0] app_m_axi_hbm_rid;
wire [HBM_CH*AXI_HBM_DATA_WIDTH-1:0] app_m_axi_hbm_rdata;
wire [HBM_CH*2-1:0] app_m_axi_hbm_rresp;
wire [HBM_CH-1:0] app_m_axi_hbm_rlast;
wire [HBM_CH*AXI_HBM_RUSER_WIDTH-1:0] app_m_axi_hbm_ruser;
wire [HBM_CH-1:0] app_m_axi_hbm_rvalid;
wire [HBM_CH-1:0] app_m_axi_hbm_rready;
wire [HBM_CH-1:0] app_hbm_status;
generate
if (DDR_ENABLE) begin : ddr
mqnic_dram_if #(
// RAM configuration
.CH(DDR_CH),
.GROUP_SIZE(DDR_GROUP_SIZE),
.AXI_DATA_WIDTH(AXI_DDR_DATA_WIDTH),
.AXI_ADDR_WIDTH(AXI_DDR_ADDR_WIDTH),
.AXI_STRB_WIDTH(AXI_DDR_STRB_WIDTH),
.AXI_ID_WIDTH(AXI_DDR_ID_WIDTH),
.AXI_AWUSER_ENABLE(AXI_DDR_AWUSER_ENABLE),
.AXI_AWUSER_WIDTH(AXI_DDR_AWUSER_WIDTH),
.AXI_WUSER_ENABLE(AXI_DDR_WUSER_ENABLE),
.AXI_WUSER_WIDTH(AXI_DDR_WUSER_WIDTH),
.AXI_BUSER_ENABLE(AXI_DDR_BUSER_ENABLE),
.AXI_BUSER_WIDTH(AXI_DDR_BUSER_WIDTH),
.AXI_ARUSER_ENABLE(AXI_DDR_ARUSER_ENABLE),
.AXI_ARUSER_WIDTH(AXI_DDR_ARUSER_WIDTH),
.AXI_RUSER_ENABLE(AXI_DDR_RUSER_ENABLE),
.AXI_RUSER_WIDTH(AXI_DDR_RUSER_WIDTH),
.AXI_MAX_BURST_LEN(AXI_DDR_MAX_BURST_LEN),
.AXI_NARROW_BURST(AXI_DDR_NARROW_BURST),
.AXI_FIXED_BURST(AXI_DDR_FIXED_BURST),
.AXI_WRAP_BURST(AXI_DDR_WRAP_BURST)
)
dram_if_inst (
.clk(clk),
.rst(rst),
/*
* AXI to DRAM
*/
.m_axi_clk(ddr_clk),
.m_axi_rst(ddr_rst),
.m_axi_awid(m_axi_ddr_awid),
.m_axi_awaddr(m_axi_ddr_awaddr),
.m_axi_awlen(m_axi_ddr_awlen),
.m_axi_awsize(m_axi_ddr_awsize),
.m_axi_awburst(m_axi_ddr_awburst),
.m_axi_awlock(m_axi_ddr_awlock),
.m_axi_awcache(m_axi_ddr_awcache),
.m_axi_awprot(m_axi_ddr_awprot),
.m_axi_awqos(m_axi_ddr_awqos),
.m_axi_awuser(m_axi_ddr_awuser),
.m_axi_awvalid(m_axi_ddr_awvalid),
.m_axi_awready(m_axi_ddr_awready),
.m_axi_wdata(m_axi_ddr_wdata),
.m_axi_wstrb(m_axi_ddr_wstrb),
.m_axi_wlast(m_axi_ddr_wlast),
.m_axi_wuser(m_axi_ddr_wuser),
.m_axi_wvalid(m_axi_ddr_wvalid),
.m_axi_wready(m_axi_ddr_wready),
.m_axi_bid(m_axi_ddr_bid),
.m_axi_bresp(m_axi_ddr_bresp),
.m_axi_buser(m_axi_ddr_buser),
.m_axi_bvalid(m_axi_ddr_bvalid),
.m_axi_bready(m_axi_ddr_bready),
.m_axi_arid(m_axi_ddr_arid),
.m_axi_araddr(m_axi_ddr_araddr),
.m_axi_arlen(m_axi_ddr_arlen),
.m_axi_arsize(m_axi_ddr_arsize),
.m_axi_arburst(m_axi_ddr_arburst),
.m_axi_arlock(m_axi_ddr_arlock),
.m_axi_arcache(m_axi_ddr_arcache),
.m_axi_arprot(m_axi_ddr_arprot),
.m_axi_arqos(m_axi_ddr_arqos),
.m_axi_aruser(m_axi_ddr_aruser),
.m_axi_arvalid(m_axi_ddr_arvalid),
.m_axi_arready(m_axi_ddr_arready),
.m_axi_rid(m_axi_ddr_rid),
.m_axi_rdata(m_axi_ddr_rdata),
.m_axi_rresp(m_axi_ddr_rresp),
.m_axi_rlast(m_axi_ddr_rlast),
.m_axi_ruser(m_axi_ddr_ruser),
.m_axi_rvalid(m_axi_ddr_rvalid),
.m_axi_rready(m_axi_ddr_rready),
.status_in(ddr_status),
/*
* AXI to application
*/
.s_axi_app_clk(app_ddr_clk),
.s_axi_app_rst(app_ddr_rst),
.s_axi_app_awid(app_m_axi_ddr_awid),
.s_axi_app_awaddr(app_m_axi_ddr_awaddr),
.s_axi_app_awlen(app_m_axi_ddr_awlen),
.s_axi_app_awsize(app_m_axi_ddr_awsize),
.s_axi_app_awburst(app_m_axi_ddr_awburst),
.s_axi_app_awlock(app_m_axi_ddr_awlock),
.s_axi_app_awcache(app_m_axi_ddr_awcache),
.s_axi_app_awprot(app_m_axi_ddr_awprot),
.s_axi_app_awqos(app_m_axi_ddr_awqos),
.s_axi_app_awuser(app_m_axi_ddr_awuser),
.s_axi_app_awvalid(app_m_axi_ddr_awvalid),
.s_axi_app_awready(app_m_axi_ddr_awready),
.s_axi_app_wdata(app_m_axi_ddr_wdata),
.s_axi_app_wstrb(app_m_axi_ddr_wstrb),
.s_axi_app_wlast(app_m_axi_ddr_wlast),
.s_axi_app_wuser(app_m_axi_ddr_wuser),
.s_axi_app_wvalid(app_m_axi_ddr_wvalid),
.s_axi_app_wready(app_m_axi_ddr_wready),
.s_axi_app_bid(app_m_axi_ddr_bid),
.s_axi_app_bresp(app_m_axi_ddr_bresp),
.s_axi_app_buser(app_m_axi_ddr_buser),
.s_axi_app_bvalid(app_m_axi_ddr_bvalid),
.s_axi_app_bready(app_m_axi_ddr_bready),
.s_axi_app_arid(app_m_axi_ddr_arid),
.s_axi_app_araddr(app_m_axi_ddr_araddr),
.s_axi_app_arlen(app_m_axi_ddr_arlen),
.s_axi_app_arsize(app_m_axi_ddr_arsize),
.s_axi_app_arburst(app_m_axi_ddr_arburst),
.s_axi_app_arlock(app_m_axi_ddr_arlock),
.s_axi_app_arcache(app_m_axi_ddr_arcache),
.s_axi_app_arprot(app_m_axi_ddr_arprot),
.s_axi_app_arqos(app_m_axi_ddr_arqos),
.s_axi_app_aruser(app_m_axi_ddr_aruser),
.s_axi_app_arvalid(app_m_axi_ddr_arvalid),
.s_axi_app_arready(app_m_axi_ddr_arready),
.s_axi_app_rid(app_m_axi_ddr_rid),
.s_axi_app_rdata(app_m_axi_ddr_rdata),
.s_axi_app_rresp(app_m_axi_ddr_rresp),
.s_axi_app_rlast(app_m_axi_ddr_rlast),
.s_axi_app_ruser(app_m_axi_ddr_ruser),
.s_axi_app_rvalid(app_m_axi_ddr_rvalid),
.s_axi_app_rready(app_m_axi_ddr_rready),
.app_status(app_ddr_status)
);
assign all_clocks[PORT_COUNT*2 +: DDR_CH] = ddr_clk;
end else begin
assign m_axi_ddr_awid = 0;
assign m_axi_ddr_awaddr = 0;
assign m_axi_ddr_awlen = 0;
assign m_axi_ddr_awsize = 0;
assign m_axi_ddr_awburst = 0;
assign m_axi_ddr_awlock = 0;
assign m_axi_ddr_awcache = 0;
assign m_axi_ddr_awprot = 0;
assign m_axi_ddr_awqos = 0;
assign m_axi_ddr_awuser = 0;
assign m_axi_ddr_awvalid = 0;
assign m_axi_ddr_wdata = 0;
assign m_axi_ddr_wstrb = 0;
assign m_axi_ddr_wlast = 0;
assign m_axi_ddr_wuser = 0;
assign m_axi_ddr_wvalid = 0;
assign m_axi_ddr_bready = 0;
assign m_axi_ddr_arid = 0;
assign m_axi_ddr_araddr = 0;
assign m_axi_ddr_arlen = 0;
assign m_axi_ddr_arsize = 0;
assign m_axi_ddr_arburst = 0;
assign m_axi_ddr_arlock = 0;
assign m_axi_ddr_arcache = 0;
assign m_axi_ddr_arprot = 0;
assign m_axi_ddr_arqos = 0;
assign m_axi_ddr_aruser = 0;
assign m_axi_ddr_arvalid = 0;
assign m_axi_ddr_rready = 0;
assign app_ddr_clk = 0;
assign app_ddr_rst = 0;
assign app_m_axi_ddr_awready = 0;
assign app_m_axi_ddr_wready = 0;
assign app_m_axi_ddr_bid = 0;
assign app_m_axi_ddr_bresp = 0;
assign app_m_axi_ddr_buser = 0;
assign app_m_axi_ddr_bvalid = 0;
assign app_m_axi_ddr_arready = 0;
assign app_m_axi_ddr_rid = 0;
assign app_m_axi_ddr_rdata = 0;
assign app_m_axi_ddr_rresp = 0;
assign app_m_axi_ddr_rlast = 0;
assign app_m_axi_ddr_ruser = 0;
assign app_m_axi_ddr_rvalid = 0;
assign app_ddr_status = 0;
end
if (HBM_ENABLE) begin : hbm
mqnic_dram_if #(
// RAM configuration
.CH(HBM_CH),
.GROUP_SIZE(HBM_GROUP_SIZE),
.AXI_DATA_WIDTH(AXI_HBM_DATA_WIDTH),
.AXI_ADDR_WIDTH(AXI_HBM_ADDR_WIDTH),
.AXI_STRB_WIDTH(AXI_HBM_STRB_WIDTH),
.AXI_ID_WIDTH(AXI_HBM_ID_WIDTH),
.AXI_AWUSER_ENABLE(AXI_HBM_AWUSER_ENABLE),
.AXI_AWUSER_WIDTH(AXI_HBM_AWUSER_WIDTH),
.AXI_WUSER_ENABLE(AXI_HBM_WUSER_ENABLE),
.AXI_WUSER_WIDTH(AXI_HBM_WUSER_WIDTH),
.AXI_BUSER_ENABLE(AXI_HBM_BUSER_ENABLE),
.AXI_BUSER_WIDTH(AXI_HBM_BUSER_WIDTH),
.AXI_ARUSER_ENABLE(AXI_HBM_ARUSER_ENABLE),
.AXI_ARUSER_WIDTH(AXI_HBM_ARUSER_WIDTH),
.AXI_RUSER_ENABLE(AXI_HBM_RUSER_ENABLE),
.AXI_RUSER_WIDTH(AXI_HBM_RUSER_WIDTH),
.AXI_MAX_BURST_LEN(AXI_HBM_MAX_BURST_LEN),
.AXI_NARROW_BURST(AXI_HBM_NARROW_BURST),
.AXI_FIXED_BURST(AXI_HBM_FIXED_BURST),
.AXI_WRAP_BURST(AXI_HBM_WRAP_BURST)
)
dram_if_inst (
.clk(clk),
.rst(rst),
/*
* AXI to DRAM
*/
.m_axi_clk(hbm_clk),
.m_axi_rst(hbm_rst),
.m_axi_awid(m_axi_hbm_awid),
.m_axi_awaddr(m_axi_hbm_awaddr),
.m_axi_awlen(m_axi_hbm_awlen),
.m_axi_awsize(m_axi_hbm_awsize),
.m_axi_awburst(m_axi_hbm_awburst),
.m_axi_awlock(m_axi_hbm_awlock),
.m_axi_awcache(m_axi_hbm_awcache),
.m_axi_awprot(m_axi_hbm_awprot),
.m_axi_awqos(m_axi_hbm_awqos),
.m_axi_awuser(m_axi_hbm_awuser),
.m_axi_awvalid(m_axi_hbm_awvalid),
.m_axi_awready(m_axi_hbm_awready),
.m_axi_wdata(m_axi_hbm_wdata),
.m_axi_wstrb(m_axi_hbm_wstrb),
.m_axi_wlast(m_axi_hbm_wlast),
.m_axi_wuser(m_axi_hbm_wuser),
.m_axi_wvalid(m_axi_hbm_wvalid),
.m_axi_wready(m_axi_hbm_wready),
.m_axi_bid(m_axi_hbm_bid),
.m_axi_bresp(m_axi_hbm_bresp),
.m_axi_buser(m_axi_hbm_buser),
.m_axi_bvalid(m_axi_hbm_bvalid),
.m_axi_bready(m_axi_hbm_bready),
.m_axi_arid(m_axi_hbm_arid),
.m_axi_araddr(m_axi_hbm_araddr),
.m_axi_arlen(m_axi_hbm_arlen),
.m_axi_arsize(m_axi_hbm_arsize),
.m_axi_arburst(m_axi_hbm_arburst),
.m_axi_arlock(m_axi_hbm_arlock),
.m_axi_arcache(m_axi_hbm_arcache),
.m_axi_arprot(m_axi_hbm_arprot),
.m_axi_arqos(m_axi_hbm_arqos),
.m_axi_aruser(m_axi_hbm_aruser),
.m_axi_arvalid(m_axi_hbm_arvalid),
.m_axi_arready(m_axi_hbm_arready),
.m_axi_rid(m_axi_hbm_rid),
.m_axi_rdata(m_axi_hbm_rdata),
.m_axi_rresp(m_axi_hbm_rresp),
.m_axi_rlast(m_axi_hbm_rlast),
.m_axi_ruser(m_axi_hbm_ruser),
.m_axi_rvalid(m_axi_hbm_rvalid),
.m_axi_rready(m_axi_hbm_rready),
.status_in(hbm_status),
/*
* AXI to application
*/
.s_axi_app_clk(app_hbm_clk),
.s_axi_app_rst(app_hbm_rst),
.s_axi_app_awid(app_m_axi_hbm_awid),
.s_axi_app_awaddr(app_m_axi_hbm_awaddr),
.s_axi_app_awlen(app_m_axi_hbm_awlen),
.s_axi_app_awsize(app_m_axi_hbm_awsize),
.s_axi_app_awburst(app_m_axi_hbm_awburst),
.s_axi_app_awlock(app_m_axi_hbm_awlock),
.s_axi_app_awcache(app_m_axi_hbm_awcache),
.s_axi_app_awprot(app_m_axi_hbm_awprot),
.s_axi_app_awqos(app_m_axi_hbm_awqos),
.s_axi_app_awuser(app_m_axi_hbm_awuser),
.s_axi_app_awvalid(app_m_axi_hbm_awvalid),
.s_axi_app_awready(app_m_axi_hbm_awready),
.s_axi_app_wdata(app_m_axi_hbm_wdata),
.s_axi_app_wstrb(app_m_axi_hbm_wstrb),
.s_axi_app_wlast(app_m_axi_hbm_wlast),
.s_axi_app_wuser(app_m_axi_hbm_wuser),
.s_axi_app_wvalid(app_m_axi_hbm_wvalid),
.s_axi_app_wready(app_m_axi_hbm_wready),
.s_axi_app_bid(app_m_axi_hbm_bid),
.s_axi_app_bresp(app_m_axi_hbm_bresp),
.s_axi_app_buser(app_m_axi_hbm_buser),
.s_axi_app_bvalid(app_m_axi_hbm_bvalid),
.s_axi_app_bready(app_m_axi_hbm_bready),
.s_axi_app_arid(app_m_axi_hbm_arid),
.s_axi_app_araddr(app_m_axi_hbm_araddr),
.s_axi_app_arlen(app_m_axi_hbm_arlen),
.s_axi_app_arsize(app_m_axi_hbm_arsize),
.s_axi_app_arburst(app_m_axi_hbm_arburst),
.s_axi_app_arlock(app_m_axi_hbm_arlock),
.s_axi_app_arcache(app_m_axi_hbm_arcache),
.s_axi_app_arprot(app_m_axi_hbm_arprot),
.s_axi_app_arqos(app_m_axi_hbm_arqos),
.s_axi_app_aruser(app_m_axi_hbm_aruser),
.s_axi_app_arvalid(app_m_axi_hbm_arvalid),
.s_axi_app_arready(app_m_axi_hbm_arready),
.s_axi_app_rid(app_m_axi_hbm_rid),
.s_axi_app_rdata(app_m_axi_hbm_rdata),
.s_axi_app_rresp(app_m_axi_hbm_rresp),
.s_axi_app_rlast(app_m_axi_hbm_rlast),
.s_axi_app_ruser(app_m_axi_hbm_ruser),
.s_axi_app_rvalid(app_m_axi_hbm_rvalid),
.s_axi_app_rready(app_m_axi_hbm_rready),
.app_status(app_hbm_status)
);
assign all_clocks[PORT_COUNT*2 + (DDR_ENABLE ? DDR_CH : 0) +: HBM_CH] = hbm_clk;
end else begin
assign m_axi_hbm_awid = 0;
assign m_axi_hbm_awaddr = 0;
assign m_axi_hbm_awlen = 0;
assign m_axi_hbm_awsize = 0;
assign m_axi_hbm_awburst = 0;
assign m_axi_hbm_awlock = 0;
assign m_axi_hbm_awcache = 0;
assign m_axi_hbm_awprot = 0;
assign m_axi_hbm_awqos = 0;
assign m_axi_hbm_awuser = 0;
assign m_axi_hbm_awvalid = 0;
assign m_axi_hbm_wdata = 0;
assign m_axi_hbm_wstrb = 0;
assign m_axi_hbm_wlast = 0;
assign m_axi_hbm_wuser = 0;
assign m_axi_hbm_wvalid = 0;
assign m_axi_hbm_bready = 0;
assign m_axi_hbm_arid = 0;
assign m_axi_hbm_araddr = 0;
assign m_axi_hbm_arlen = 0;
assign m_axi_hbm_arsize = 0;
assign m_axi_hbm_arburst = 0;
assign m_axi_hbm_arlock = 0;
assign m_axi_hbm_arcache = 0;
assign m_axi_hbm_arprot = 0;
assign m_axi_hbm_arqos = 0;
assign m_axi_hbm_aruser = 0;
assign m_axi_hbm_arvalid = 0;
assign m_axi_hbm_rready = 0;
assign app_hbm_clk = 0;
assign app_hbm_rst = 0;
assign app_m_axi_hbm_awready = 0;
assign app_m_axi_hbm_wready = 0;
assign app_m_axi_hbm_bid = 0;
assign app_m_axi_hbm_bresp = 0;
assign app_m_axi_hbm_buser = 0;
assign app_m_axi_hbm_bvalid = 0;
assign app_m_axi_hbm_arready = 0;
assign app_m_axi_hbm_rid = 0;
assign app_m_axi_hbm_rdata = 0;
assign app_m_axi_hbm_rresp = 0;
assign app_m_axi_hbm_rlast = 0;
assign app_m_axi_hbm_ruser = 0;
assign app_m_axi_hbm_rvalid = 0;
assign app_hbm_status = 0;
end
endgenerate
// streaming connections to application
wire [PORT_COUNT-1:0] app_direct_tx_clk;
wire [PORT_COUNT-1:0] app_direct_tx_rst;
@ -2556,7 +3033,6 @@ wire [IF_COUNT*AXIS_IF_RX_DEST_WIDTH-1:0] app_m_axis_if_rx_tdest;
wire [IF_COUNT*AXIS_IF_RX_USER_WIDTH-1:0] app_m_axis_if_rx_tuser;
generate
genvar m, n;
for (n = 0; n < IF_COUNT; n = n + 1) begin : iface
@ -3578,102 +4054,102 @@ if (APP_ENABLE) begin : app
/*
* DDR
*/
.ddr_clk(ddr_clk),
.ddr_rst(ddr_rst),
.ddr_clk(app_ddr_clk),
.ddr_rst(app_ddr_rst),
.m_axi_ddr_awid(m_axi_ddr_awid),
.m_axi_ddr_awaddr(m_axi_ddr_awaddr),
.m_axi_ddr_awlen(m_axi_ddr_awlen),
.m_axi_ddr_awsize(m_axi_ddr_awsize),
.m_axi_ddr_awburst(m_axi_ddr_awburst),
.m_axi_ddr_awlock(m_axi_ddr_awlock),
.m_axi_ddr_awcache(m_axi_ddr_awcache),
.m_axi_ddr_awprot(m_axi_ddr_awprot),
.m_axi_ddr_awqos(m_axi_ddr_awqos),
.m_axi_ddr_awuser(m_axi_ddr_awuser),
.m_axi_ddr_awvalid(m_axi_ddr_awvalid),
.m_axi_ddr_awready(m_axi_ddr_awready),
.m_axi_ddr_wdata(m_axi_ddr_wdata),
.m_axi_ddr_wstrb(m_axi_ddr_wstrb),
.m_axi_ddr_wlast(m_axi_ddr_wlast),
.m_axi_ddr_wuser(m_axi_ddr_wuser),
.m_axi_ddr_wvalid(m_axi_ddr_wvalid),
.m_axi_ddr_wready(m_axi_ddr_wready),
.m_axi_ddr_bid(m_axi_ddr_bid),
.m_axi_ddr_bresp(m_axi_ddr_bresp),
.m_axi_ddr_buser(m_axi_ddr_buser),
.m_axi_ddr_bvalid(m_axi_ddr_bvalid),
.m_axi_ddr_bready(m_axi_ddr_bready),
.m_axi_ddr_arid(m_axi_ddr_arid),
.m_axi_ddr_araddr(m_axi_ddr_araddr),
.m_axi_ddr_arlen(m_axi_ddr_arlen),
.m_axi_ddr_arsize(m_axi_ddr_arsize),
.m_axi_ddr_arburst(m_axi_ddr_arburst),
.m_axi_ddr_arlock(m_axi_ddr_arlock),
.m_axi_ddr_arcache(m_axi_ddr_arcache),
.m_axi_ddr_arprot(m_axi_ddr_arprot),
.m_axi_ddr_arqos(m_axi_ddr_arqos),
.m_axi_ddr_aruser(m_axi_ddr_aruser),
.m_axi_ddr_arvalid(m_axi_ddr_arvalid),
.m_axi_ddr_arready(m_axi_ddr_arready),
.m_axi_ddr_rid(m_axi_ddr_rid),
.m_axi_ddr_rdata(m_axi_ddr_rdata),
.m_axi_ddr_rresp(m_axi_ddr_rresp),
.m_axi_ddr_rlast(m_axi_ddr_rlast),
.m_axi_ddr_ruser(m_axi_ddr_ruser),
.m_axi_ddr_rvalid(m_axi_ddr_rvalid),
.m_axi_ddr_rready(m_axi_ddr_rready),
.m_axi_ddr_awid(app_m_axi_ddr_awid),
.m_axi_ddr_awaddr(app_m_axi_ddr_awaddr),
.m_axi_ddr_awlen(app_m_axi_ddr_awlen),
.m_axi_ddr_awsize(app_m_axi_ddr_awsize),
.m_axi_ddr_awburst(app_m_axi_ddr_awburst),
.m_axi_ddr_awlock(app_m_axi_ddr_awlock),
.m_axi_ddr_awcache(app_m_axi_ddr_awcache),
.m_axi_ddr_awprot(app_m_axi_ddr_awprot),
.m_axi_ddr_awqos(app_m_axi_ddr_awqos),
.m_axi_ddr_awuser(app_m_axi_ddr_awuser),
.m_axi_ddr_awvalid(app_m_axi_ddr_awvalid),
.m_axi_ddr_awready(app_m_axi_ddr_awready),
.m_axi_ddr_wdata(app_m_axi_ddr_wdata),
.m_axi_ddr_wstrb(app_m_axi_ddr_wstrb),
.m_axi_ddr_wlast(app_m_axi_ddr_wlast),
.m_axi_ddr_wuser(app_m_axi_ddr_wuser),
.m_axi_ddr_wvalid(app_m_axi_ddr_wvalid),
.m_axi_ddr_wready(app_m_axi_ddr_wready),
.m_axi_ddr_bid(app_m_axi_ddr_bid),
.m_axi_ddr_bresp(app_m_axi_ddr_bresp),
.m_axi_ddr_buser(app_m_axi_ddr_buser),
.m_axi_ddr_bvalid(app_m_axi_ddr_bvalid),
.m_axi_ddr_bready(app_m_axi_ddr_bready),
.m_axi_ddr_arid(app_m_axi_ddr_arid),
.m_axi_ddr_araddr(app_m_axi_ddr_araddr),
.m_axi_ddr_arlen(app_m_axi_ddr_arlen),
.m_axi_ddr_arsize(app_m_axi_ddr_arsize),
.m_axi_ddr_arburst(app_m_axi_ddr_arburst),
.m_axi_ddr_arlock(app_m_axi_ddr_arlock),
.m_axi_ddr_arcache(app_m_axi_ddr_arcache),
.m_axi_ddr_arprot(app_m_axi_ddr_arprot),
.m_axi_ddr_arqos(app_m_axi_ddr_arqos),
.m_axi_ddr_aruser(app_m_axi_ddr_aruser),
.m_axi_ddr_arvalid(app_m_axi_ddr_arvalid),
.m_axi_ddr_arready(app_m_axi_ddr_arready),
.m_axi_ddr_rid(app_m_axi_ddr_rid),
.m_axi_ddr_rdata(app_m_axi_ddr_rdata),
.m_axi_ddr_rresp(app_m_axi_ddr_rresp),
.m_axi_ddr_rlast(app_m_axi_ddr_rlast),
.m_axi_ddr_ruser(app_m_axi_ddr_ruser),
.m_axi_ddr_rvalid(app_m_axi_ddr_rvalid),
.m_axi_ddr_rready(app_m_axi_ddr_rready),
.ddr_status(ddr_status),
/*
* HBM
*/
.hbm_clk(hbm_clk),
.hbm_rst(hbm_rst),
.hbm_clk(app_hbm_clk),
.hbm_rst(app_hbm_rst),
.m_axi_hbm_awid(m_axi_hbm_awid),
.m_axi_hbm_awaddr(m_axi_hbm_awaddr),
.m_axi_hbm_awlen(m_axi_hbm_awlen),
.m_axi_hbm_awsize(m_axi_hbm_awsize),
.m_axi_hbm_awburst(m_axi_hbm_awburst),
.m_axi_hbm_awlock(m_axi_hbm_awlock),
.m_axi_hbm_awcache(m_axi_hbm_awcache),
.m_axi_hbm_awprot(m_axi_hbm_awprot),
.m_axi_hbm_awqos(m_axi_hbm_awqos),
.m_axi_hbm_awuser(m_axi_hbm_awuser),
.m_axi_hbm_awvalid(m_axi_hbm_awvalid),
.m_axi_hbm_awready(m_axi_hbm_awready),
.m_axi_hbm_wdata(m_axi_hbm_wdata),
.m_axi_hbm_wstrb(m_axi_hbm_wstrb),
.m_axi_hbm_wlast(m_axi_hbm_wlast),
.m_axi_hbm_wuser(m_axi_hbm_wuser),
.m_axi_hbm_wvalid(m_axi_hbm_wvalid),
.m_axi_hbm_wready(m_axi_hbm_wready),
.m_axi_hbm_bid(m_axi_hbm_bid),
.m_axi_hbm_bresp(m_axi_hbm_bresp),
.m_axi_hbm_buser(m_axi_hbm_buser),
.m_axi_hbm_bvalid(m_axi_hbm_bvalid),
.m_axi_hbm_bready(m_axi_hbm_bready),
.m_axi_hbm_arid(m_axi_hbm_arid),
.m_axi_hbm_araddr(m_axi_hbm_araddr),
.m_axi_hbm_arlen(m_axi_hbm_arlen),
.m_axi_hbm_arsize(m_axi_hbm_arsize),
.m_axi_hbm_arburst(m_axi_hbm_arburst),
.m_axi_hbm_arlock(m_axi_hbm_arlock),
.m_axi_hbm_arcache(m_axi_hbm_arcache),
.m_axi_hbm_arprot(m_axi_hbm_arprot),
.m_axi_hbm_arqos(m_axi_hbm_arqos),
.m_axi_hbm_aruser(m_axi_hbm_aruser),
.m_axi_hbm_arvalid(m_axi_hbm_arvalid),
.m_axi_hbm_arready(m_axi_hbm_arready),
.m_axi_hbm_rid(m_axi_hbm_rid),
.m_axi_hbm_rdata(m_axi_hbm_rdata),
.m_axi_hbm_rresp(m_axi_hbm_rresp),
.m_axi_hbm_rlast(m_axi_hbm_rlast),
.m_axi_hbm_ruser(m_axi_hbm_ruser),
.m_axi_hbm_rvalid(m_axi_hbm_rvalid),
.m_axi_hbm_rready(m_axi_hbm_rready),
.m_axi_hbm_awid(app_m_axi_hbm_awid),
.m_axi_hbm_awaddr(app_m_axi_hbm_awaddr),
.m_axi_hbm_awlen(app_m_axi_hbm_awlen),
.m_axi_hbm_awsize(app_m_axi_hbm_awsize),
.m_axi_hbm_awburst(app_m_axi_hbm_awburst),
.m_axi_hbm_awlock(app_m_axi_hbm_awlock),
.m_axi_hbm_awcache(app_m_axi_hbm_awcache),
.m_axi_hbm_awprot(app_m_axi_hbm_awprot),
.m_axi_hbm_awqos(app_m_axi_hbm_awqos),
.m_axi_hbm_awuser(app_m_axi_hbm_awuser),
.m_axi_hbm_awvalid(app_m_axi_hbm_awvalid),
.m_axi_hbm_awready(app_m_axi_hbm_awready),
.m_axi_hbm_wdata(app_m_axi_hbm_wdata),
.m_axi_hbm_wstrb(app_m_axi_hbm_wstrb),
.m_axi_hbm_wlast(app_m_axi_hbm_wlast),
.m_axi_hbm_wuser(app_m_axi_hbm_wuser),
.m_axi_hbm_wvalid(app_m_axi_hbm_wvalid),
.m_axi_hbm_wready(app_m_axi_hbm_wready),
.m_axi_hbm_bid(app_m_axi_hbm_bid),
.m_axi_hbm_bresp(app_m_axi_hbm_bresp),
.m_axi_hbm_buser(app_m_axi_hbm_buser),
.m_axi_hbm_bvalid(app_m_axi_hbm_bvalid),
.m_axi_hbm_bready(app_m_axi_hbm_bready),
.m_axi_hbm_arid(app_m_axi_hbm_arid),
.m_axi_hbm_araddr(app_m_axi_hbm_araddr),
.m_axi_hbm_arlen(app_m_axi_hbm_arlen),
.m_axi_hbm_arsize(app_m_axi_hbm_arsize),
.m_axi_hbm_arburst(app_m_axi_hbm_arburst),
.m_axi_hbm_arlock(app_m_axi_hbm_arlock),
.m_axi_hbm_arcache(app_m_axi_hbm_arcache),
.m_axi_hbm_arprot(app_m_axi_hbm_arprot),
.m_axi_hbm_arqos(app_m_axi_hbm_arqos),
.m_axi_hbm_aruser(app_m_axi_hbm_aruser),
.m_axi_hbm_arvalid(app_m_axi_hbm_arvalid),
.m_axi_hbm_arready(app_m_axi_hbm_arready),
.m_axi_hbm_rid(app_m_axi_hbm_rid),
.m_axi_hbm_rdata(app_m_axi_hbm_rdata),
.m_axi_hbm_rresp(app_m_axi_hbm_rresp),
.m_axi_hbm_rlast(app_m_axi_hbm_rlast),
.m_axi_hbm_ruser(app_m_axi_hbm_ruser),
.m_axi_hbm_rvalid(app_m_axi_hbm_rvalid),
.m_axi_hbm_rready(app_m_axi_hbm_rready),
.hbm_status(hbm_status),
@ -3837,65 +4313,65 @@ end else begin
assign app_m_axis_if_rx_tdest = 0;
assign app_m_axis_if_rx_tuser = 0;
assign m_axi_ddr_awid = 0;
assign m_axi_ddr_awaddr = 0;
assign m_axi_ddr_awlen = 0;
assign m_axi_ddr_awsize = 0;
assign m_axi_ddr_awburst = 0;
assign m_axi_ddr_awlock = 0;
assign m_axi_ddr_awcache = 0;
assign m_axi_ddr_awprot = 0;
assign m_axi_ddr_awqos = 0;
assign m_axi_ddr_awuser = 0;
assign m_axi_ddr_awvalid = 0;
assign m_axi_ddr_wdata = 0;
assign m_axi_ddr_wstrb = 0;
assign m_axi_ddr_wlast = 0;
assign m_axi_ddr_wuser = 0;
assign m_axi_ddr_wvalid = 0;
assign m_axi_ddr_bready = 0;
assign m_axi_ddr_arid = 0;
assign m_axi_ddr_araddr = 0;
assign m_axi_ddr_arlen = 0;
assign m_axi_ddr_arsize = 0;
assign m_axi_ddr_arburst = 0;
assign m_axi_ddr_arlock = 0;
assign m_axi_ddr_arcache = 0;
assign m_axi_ddr_arprot = 0;
assign m_axi_ddr_arqos = 0;
assign m_axi_ddr_aruser = 0;
assign m_axi_ddr_arvalid = 0;
assign m_axi_ddr_rready = 0;
assign app_m_axi_ddr_awid = 0;
assign app_m_axi_ddr_awaddr = 0;
assign app_m_axi_ddr_awlen = 0;
assign app_m_axi_ddr_awsize = 0;
assign app_m_axi_ddr_awburst = 0;
assign app_m_axi_ddr_awlock = 0;
assign app_m_axi_ddr_awcache = 0;
assign app_m_axi_ddr_awprot = 0;
assign app_m_axi_ddr_awqos = 0;
assign app_m_axi_ddr_awuser = 0;
assign app_m_axi_ddr_awvalid = 0;
assign app_m_axi_ddr_wdata = 0;
assign app_m_axi_ddr_wstrb = 0;
assign app_m_axi_ddr_wlast = 0;
assign app_m_axi_ddr_wuser = 0;
assign app_m_axi_ddr_wvalid = 0;
assign app_m_axi_ddr_bready = 0;
assign app_m_axi_ddr_arid = 0;
assign app_m_axi_ddr_araddr = 0;
assign app_m_axi_ddr_arlen = 0;
assign app_m_axi_ddr_arsize = 0;
assign app_m_axi_ddr_arburst = 0;
assign app_m_axi_ddr_arlock = 0;
assign app_m_axi_ddr_arcache = 0;
assign app_m_axi_ddr_arprot = 0;
assign app_m_axi_ddr_arqos = 0;
assign app_m_axi_ddr_aruser = 0;
assign app_m_axi_ddr_arvalid = 0;
assign app_m_axi_ddr_rready = 0;
assign m_axi_hbm_awid = 0;
assign m_axi_hbm_awaddr = 0;
assign m_axi_hbm_awlen = 0;
assign m_axi_hbm_awsize = 0;
assign m_axi_hbm_awburst = 0;
assign m_axi_hbm_awlock = 0;
assign m_axi_hbm_awcache = 0;
assign m_axi_hbm_awprot = 0;
assign m_axi_hbm_awqos = 0;
assign m_axi_hbm_awuser = 0;
assign m_axi_hbm_awvalid = 0;
assign m_axi_hbm_wdata = 0;
assign m_axi_hbm_wstrb = 0;
assign m_axi_hbm_wlast = 0;
assign m_axi_hbm_wuser = 0;
assign m_axi_hbm_wvalid = 0;
assign m_axi_hbm_bready = 0;
assign m_axi_hbm_arid = 0;
assign m_axi_hbm_araddr = 0;
assign m_axi_hbm_arlen = 0;
assign m_axi_hbm_arsize = 0;
assign m_axi_hbm_arburst = 0;
assign m_axi_hbm_arlock = 0;
assign m_axi_hbm_arcache = 0;
assign m_axi_hbm_arprot = 0;
assign m_axi_hbm_arqos = 0;
assign m_axi_hbm_aruser = 0;
assign m_axi_hbm_arvalid = 0;
assign m_axi_hbm_rready = 0;
assign app_m_axi_hbm_awid = 0;
assign app_m_axi_hbm_awaddr = 0;
assign app_m_axi_hbm_awlen = 0;
assign app_m_axi_hbm_awsize = 0;
assign app_m_axi_hbm_awburst = 0;
assign app_m_axi_hbm_awlock = 0;
assign app_m_axi_hbm_awcache = 0;
assign app_m_axi_hbm_awprot = 0;
assign app_m_axi_hbm_awqos = 0;
assign app_m_axi_hbm_awuser = 0;
assign app_m_axi_hbm_awvalid = 0;
assign app_m_axi_hbm_wdata = 0;
assign app_m_axi_hbm_wstrb = 0;
assign app_m_axi_hbm_wlast = 0;
assign app_m_axi_hbm_wuser = 0;
assign app_m_axi_hbm_wvalid = 0;
assign app_m_axi_hbm_bready = 0;
assign app_m_axi_hbm_arid = 0;
assign app_m_axi_hbm_araddr = 0;
assign app_m_axi_hbm_arlen = 0;
assign app_m_axi_hbm_arsize = 0;
assign app_m_axi_hbm_arburst = 0;
assign app_m_axi_hbm_arlock = 0;
assign app_m_axi_hbm_arcache = 0;
assign app_m_axi_hbm_arprot = 0;
assign app_m_axi_hbm_arqos = 0;
assign app_m_axi_hbm_aruser = 0;
assign app_m_axi_hbm_arvalid = 0;
assign app_m_axi_hbm_rready = 0;
assign axis_app_stat_tdata = 0;
assign axis_app_stat_tid = 0;

325
fpga/common/rtl/mqnic_dram_if.v Normal file
View File

@ -0,0 +1,325 @@
/*
Copyright 2022, The Regents of the University of California.
All rights reserved.
Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:
1. Redistributions of source code must retain the above copyright notice,
this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice,
this list of conditions and the following disclaimer in the documentation
and/or other materials provided with the distribution.
THIS SOFTWARE IS PROVIDED BY THE REGENTS OF THE UNIVERSITY OF CALIFORNIA ''AS
IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE REGENTS OF THE UNIVERSITY OF CALIFORNIA OR
CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
OF SUCH DAMAGE.
The views and conclusions contained in the software and documentation are those
of the authors and should not be interpreted as representing official policies,
either expressed or implied, of The Regents of the University of California.
*/
// Language: Verilog 2001
`resetall
`timescale 1ns / 1ps
`default_nettype none
/*
* mqnic DRAM interface
*/
module mqnic_dram_if #
(
// RAM configuration
parameter CH = 1,
parameter GROUP_SIZE = 1,
parameter AXI_DATA_WIDTH = 256,
parameter AXI_ADDR_WIDTH = 32,
parameter AXI_STRB_WIDTH = (AXI_DATA_WIDTH/8),
parameter AXI_ID_WIDTH = 8,
parameter AXI_AWUSER_ENABLE = 0,
parameter AXI_AWUSER_WIDTH = 1,
parameter AXI_WUSER_ENABLE = 0,
parameter AXI_WUSER_WIDTH = 1,
parameter AXI_BUSER_ENABLE = 0,
parameter AXI_BUSER_WIDTH = 1,
parameter AXI_ARUSER_ENABLE = 0,
parameter AXI_ARUSER_WIDTH = 1,
parameter AXI_RUSER_ENABLE = 0,
parameter AXI_RUSER_WIDTH = 1,
parameter AXI_MAX_BURST_LEN = 256,
parameter AXI_NARROW_BURST = 0,
parameter AXI_FIXED_BURST = 0,
parameter AXI_WRAP_BURST = 0
)
(
input wire clk,
input wire rst,
/*
* AXI to DRAM
*/
input wire [CH-1:0] m_axi_clk,
input wire [CH-1:0] m_axi_rst,
output wire [CH*AXI_ID_WIDTH-1:0] m_axi_awid,
output wire [CH*AXI_ADDR_WIDTH-1:0] m_axi_awaddr,
output wire [CH*8-1:0] m_axi_awlen,
output wire [CH*3-1:0] m_axi_awsize,
output wire [CH*2-1:0] m_axi_awburst,
output wire [CH-1:0] m_axi_awlock,
output wire [CH*4-1:0] m_axi_awcache,
output wire [CH*3-1:0] m_axi_awprot,
output wire [CH*4-1:0] m_axi_awqos,
output wire [CH*AXI_AWUSER_WIDTH-1:0] m_axi_awuser,
output wire [CH-1:0] m_axi_awvalid,
input wire [CH-1:0] m_axi_awready,
output wire [CH*AXI_DATA_WIDTH-1:0] m_axi_wdata,
output wire [CH*AXI_STRB_WIDTH-1:0] m_axi_wstrb,
output wire [CH-1:0] m_axi_wlast,
output wire [CH*AXI_WUSER_WIDTH-1:0] m_axi_wuser,
output wire [CH-1:0] m_axi_wvalid,
input wire [CH-1:0] m_axi_wready,
input wire [CH*AXI_ID_WIDTH-1:0] m_axi_bid,
input wire [CH*2-1:0] m_axi_bresp,
input wire [CH*AXI_BUSER_WIDTH-1:0] m_axi_buser,
input wire [CH-1:0] m_axi_bvalid,
output wire [CH-1:0] m_axi_bready,
output wire [CH*AXI_ID_WIDTH-1:0] m_axi_arid,
output wire [CH*AXI_ADDR_WIDTH-1:0] m_axi_araddr,
output wire [CH*8-1:0] m_axi_arlen,
output wire [CH*3-1:0] m_axi_arsize,
output wire [CH*2-1:0] m_axi_arburst,
output wire [CH-1:0] m_axi_arlock,
output wire [CH*4-1:0] m_axi_arcache,
output wire [CH*3-1:0] m_axi_arprot,
output wire [CH*4-1:0] m_axi_arqos,
output wire [CH*AXI_ARUSER_WIDTH-1:0] m_axi_aruser,
output wire [CH-1:0] m_axi_arvalid,
input wire [CH-1:0] m_axi_arready,
input wire [CH*AXI_ID_WIDTH-1:0] m_axi_rid,
input wire [CH*AXI_DATA_WIDTH-1:0] m_axi_rdata,
input wire [CH*2-1:0] m_axi_rresp,
input wire [CH-1:0] m_axi_rlast,
input wire [CH*AXI_RUSER_WIDTH-1:0] m_axi_ruser,
input wire [CH-1:0] m_axi_rvalid,
output wire [CH-1:0] m_axi_rready,
input wire [CH-1:0] status_in,
/*
* AXI to application
*/
output wire [CH-1:0] s_axi_app_clk,
output wire [CH-1:0] s_axi_app_rst,
input wire [CH*AXI_ID_WIDTH-1:0] s_axi_app_awid,
input wire [CH*AXI_ADDR_WIDTH-1:0] s_axi_app_awaddr,
input wire [CH*8-1:0] s_axi_app_awlen,
input wire [CH*3-1:0] s_axi_app_awsize,
input wire [CH*2-1:0] s_axi_app_awburst,
input wire [CH-1:0] s_axi_app_awlock,
input wire [CH*4-1:0] s_axi_app_awcache,
input wire [CH*3-1:0] s_axi_app_awprot,
input wire [CH*4-1:0] s_axi_app_awqos,
input wire [CH*AXI_AWUSER_WIDTH-1:0] s_axi_app_awuser,
input wire [CH-1:0] s_axi_app_awvalid,
output wire [CH-1:0] s_axi_app_awready,
input wire [CH*AXI_DATA_WIDTH-1:0] s_axi_app_wdata,
input wire [CH*AXI_STRB_WIDTH-1:0] s_axi_app_wstrb,
input wire [CH-1:0] s_axi_app_wlast,
input wire [CH*AXI_WUSER_WIDTH-1:0] s_axi_app_wuser,
input wire [CH-1:0] s_axi_app_wvalid,
output wire [CH-1:0] s_axi_app_wready,
output wire [CH*AXI_ID_WIDTH-1:0] s_axi_app_bid,
output wire [CH*2-1:0] s_axi_app_bresp,
output wire [CH*AXI_BUSER_WIDTH-1:0] s_axi_app_buser,
output wire [CH-1:0] s_axi_app_bvalid,
input wire [CH-1:0] s_axi_app_bready,
input wire [CH*AXI_ID_WIDTH-1:0] s_axi_app_arid,
input wire [CH*AXI_ADDR_WIDTH-1:0] s_axi_app_araddr,
input wire [CH*8-1:0] s_axi_app_arlen,
input wire [CH*3-1:0] s_axi_app_arsize,
input wire [CH*2-1:0] s_axi_app_arburst,
input wire [CH-1:0] s_axi_app_arlock,
input wire [CH*4-1:0] s_axi_app_arcache,
input wire [CH*3-1:0] s_axi_app_arprot,
input wire [CH*4-1:0] s_axi_app_arqos,
input wire [CH*AXI_ARUSER_WIDTH-1:0] s_axi_app_aruser,
input wire [CH-1:0] s_axi_app_arvalid,
output wire [CH-1:0] s_axi_app_arready,
output wire [CH*AXI_ID_WIDTH-1:0] s_axi_app_rid,
output wire [CH*AXI_DATA_WIDTH-1:0] s_axi_app_rdata,
output wire [CH*2-1:0] s_axi_app_rresp,
output wire [CH-1:0] s_axi_app_rlast,
output wire [CH*AXI_RUSER_WIDTH-1:0] s_axi_app_ruser,
output wire [CH-1:0] s_axi_app_rvalid,
input wire [CH-1:0] s_axi_app_rready,
output wire [CH-1:0] app_status
);
generate
genvar n;
for (n = 0; n < CH; n = n + 1) begin : ch
wire ch_clk = m_axi_clk[n];
wire ch_rst = m_axi_rst[n];
wire [AXI_ID_WIDTH-1:0] axi_ch_awid;
wire [AXI_ADDR_WIDTH-1:0] axi_ch_awaddr;
wire [7:0] axi_ch_awlen;
wire [2:0] axi_ch_awsize;
wire [1:0] axi_ch_awburst;
wire axi_ch_awlock;
wire [3:0] axi_ch_awcache;
wire [2:0] axi_ch_awprot;
wire [3:0] axi_ch_awqos;
wire [AXI_AWUSER_WIDTH-1:0] axi_ch_awuser;
wire axi_ch_awvalid;
wire axi_ch_awready;
wire [AXI_DATA_WIDTH-1:0] axi_ch_wdata;
wire [AXI_STRB_WIDTH-1:0] axi_ch_wstrb;
wire axi_ch_wlast;
wire [AXI_WUSER_WIDTH-1:0] axi_ch_wuser;
wire axi_ch_wvalid;
wire axi_ch_wready;
wire [AXI_ID_WIDTH-1:0] axi_ch_bid;
wire [1:0] axi_ch_bresp;
wire [AXI_BUSER_WIDTH-1:0] axi_ch_buser;
wire axi_ch_bvalid;
wire axi_ch_bready;
wire [AXI_ID_WIDTH-1:0] axi_ch_arid;
wire [AXI_ADDR_WIDTH-1:0] axi_ch_araddr;
wire [7:0] axi_ch_arlen;
wire [2:0] axi_ch_arsize;
wire [1:0] axi_ch_arburst;
wire axi_ch_arlock;
wire [3:0] axi_ch_arcache;
wire [2:0] axi_ch_arprot;
wire [3:0] axi_ch_arqos;
wire [AXI_ARUSER_WIDTH-1:0] axi_ch_aruser;
wire axi_ch_arvalid;
wire axi_ch_arready;
wire [AXI_ID_WIDTH-1:0] axi_ch_rid;
wire [AXI_DATA_WIDTH-1:0] axi_ch_rdata;
wire [1:0] axi_ch_rresp;
wire axi_ch_rlast;
wire [AXI_RUSER_WIDTH-1:0] axi_ch_ruser;
wire axi_ch_rvalid;
wire axi_ch_rready;
wire ch_status = status_in[n];
assign m_axi_awid[n*AXI_ID_WIDTH +: AXI_ID_WIDTH] = axi_ch_awid;
assign m_axi_awaddr[n*AXI_ADDR_WIDTH +: AXI_ADDR_WIDTH] = axi_ch_awaddr;
assign m_axi_awlen[n*8 +: 8] = axi_ch_awlen;
assign m_axi_awsize[n*3 +: 3] = axi_ch_awsize;
assign m_axi_awburst[n*2 +: 2] = axi_ch_awburst;
assign m_axi_awlock[n*1 +: 1] = axi_ch_awlock;
assign m_axi_awcache[n*4 +: 4] = axi_ch_awcache;
assign m_axi_awprot[n*3 +: 3] = axi_ch_awprot;
assign m_axi_awqos[n*4 +: 4] = axi_ch_awqos;
assign m_axi_awuser[n*AXI_AWUSER_WIDTH +: AXI_AWUSER_WIDTH] = axi_ch_awuser;
assign m_axi_awvalid[n*1 +: 1] = axi_ch_awvalid;
assign axi_ch_awready = m_axi_awready[n*1 +: 1];
assign m_axi_wdata[n*AXI_DATA_WIDTH +: AXI_DATA_WIDTH] = axi_ch_wdata;
assign m_axi_wstrb[n*AXI_STRB_WIDTH +: AXI_STRB_WIDTH] = axi_ch_wstrb;
assign m_axi_wlast[n*1 +: 1] = axi_ch_wlast;
assign m_axi_wuser[n*AXI_WUSER_WIDTH +: AXI_WUSER_WIDTH] = axi_ch_wuser;
assign m_axi_wvalid[n*1 +: 1] = axi_ch_wvalid;
assign axi_ch_wready = m_axi_wready[n*1 +: 1];
assign axi_ch_bid = m_axi_bid[n*AXI_ID_WIDTH +: AXI_ID_WIDTH];
assign axi_ch_bresp = m_axi_bresp[n*2 +: 2];
assign axi_ch_buser = m_axi_buser[n*AXI_BUSER_WIDTH +: AXI_BUSER_WIDTH];
assign axi_ch_bvalid = m_axi_bvalid[n*1 +: 1];
assign m_axi_bready[n*1 +: 1] = axi_ch_bready;
assign m_axi_arid[n*AXI_ID_WIDTH +: AXI_ID_WIDTH] = axi_ch_arid;
assign m_axi_araddr[n*AXI_ADDR_WIDTH +: AXI_ADDR_WIDTH] = axi_ch_araddr;
assign m_axi_arlen[n*8 +: 8] = axi_ch_arlen;
assign m_axi_arsize[n*3 +: 3] = axi_ch_arsize;
assign m_axi_arburst[n*2 +: 2] = axi_ch_arburst;
assign m_axi_arlock[n*1 +: 1] = axi_ch_arlock;
assign m_axi_arcache[n*4 +: 4] = axi_ch_arcache;
assign m_axi_arprot[n*3 +: 3] = axi_ch_arprot;
assign m_axi_arqos[n*4 +: 4] = axi_ch_arqos;
assign m_axi_aruser[n*AXI_ARUSER_WIDTH +: AXI_ARUSER_WIDTH] = axi_ch_aruser;
assign m_axi_arvalid[n*1 +: 1] = axi_ch_arvalid;
assign axi_ch_arready = m_axi_arready[n*1 +: 1];
assign axi_ch_rid = m_axi_rid[n*AXI_ID_WIDTH +: AXI_ID_WIDTH];
assign axi_ch_rdata = m_axi_rdata[n*AXI_DATA_WIDTH +: AXI_DATA_WIDTH];
assign axi_ch_rresp = m_axi_rresp[n*2 +: 2];
assign axi_ch_rlast = m_axi_rlast[n*1 +: 1];
assign axi_ch_ruser = m_axi_ruser[n*AXI_RUSER_WIDTH +: AXI_RUSER_WIDTH];
assign axi_ch_rvalid = m_axi_rvalid[n*1 +: 1];
assign m_axi_rready[n*1 +: 1] = axi_ch_rready;
assign s_axi_app_clk[n] = ch_clk;
assign s_axi_app_rst[n] = ch_rst;
assign axi_ch_awid = s_axi_app_awid[n*AXI_ID_WIDTH +: AXI_ID_WIDTH];
assign axi_ch_awaddr = s_axi_app_awaddr[n*AXI_ADDR_WIDTH +: AXI_ADDR_WIDTH];
assign axi_ch_awlen = s_axi_app_awlen[n*8 +: 8];
assign axi_ch_awsize = s_axi_app_awsize[n*3 +: 3];
assign axi_ch_awburst = s_axi_app_awburst[n*2 +: 2];
assign axi_ch_awlock = s_axi_app_awlock[n*1 +: 1];
assign axi_ch_awcache = s_axi_app_awcache[n*4 +: 4];
assign axi_ch_awprot = s_axi_app_awprot[n*3 +: 3];
assign axi_ch_awqos = s_axi_app_awqos[n*4 +: 4];
assign axi_ch_awuser = s_axi_app_awuser[n*AXI_AWUSER_WIDTH +: AXI_AWUSER_WIDTH];
assign axi_ch_awvalid = s_axi_app_awvalid[n*1 +: 1];
assign s_axi_app_awready[n*1 +: 1] = axi_ch_awready;
assign axi_ch_wdata = s_axi_app_wdata[n*AXI_DATA_WIDTH +: AXI_DATA_WIDTH];
assign axi_ch_wstrb = s_axi_app_wstrb[n*AXI_STRB_WIDTH +: AXI_STRB_WIDTH];
assign axi_ch_wlast = s_axi_app_wlast[n*1 +: 1];
assign axi_ch_wuser = s_axi_app_wuser[n*AXI_WUSER_WIDTH +: AXI_WUSER_WIDTH];
assign axi_ch_wvalid = s_axi_app_wvalid[n*1 +: 1];
assign s_axi_app_wready[n*1 +: 1] = axi_ch_wready;
assign s_axi_app_bid[n*AXI_ID_WIDTH +: AXI_ID_WIDTH] = axi_ch_bid;
assign s_axi_app_bresp[n*2 +: 2] = axi_ch_bresp;
assign s_axi_app_buser[n*AXI_BUSER_WIDTH +: AXI_BUSER_WIDTH] = axi_ch_buser;
assign s_axi_app_bvalid[n*1 +: 1] = axi_ch_bvalid;
assign axi_ch_bready = s_axi_app_bready[n*1 +: 1];
assign axi_ch_arid = s_axi_app_arid[n*AXI_ID_WIDTH +: AXI_ID_WIDTH];
assign axi_ch_araddr = s_axi_app_araddr[n*AXI_ADDR_WIDTH +: AXI_ADDR_WIDTH];
assign axi_ch_arlen = s_axi_app_arlen[n*8 +: 8];
assign axi_ch_arsize = s_axi_app_arsize[n*3 +: 3];
assign axi_ch_arburst = s_axi_app_arburst[n*2 +: 2];
assign axi_ch_arlock = s_axi_app_arlock[n*1 +: 1];
assign axi_ch_arcache = s_axi_app_arcache[n*4 +: 4];
assign axi_ch_arprot = s_axi_app_arprot[n*3 +: 3];
assign axi_ch_arqos = s_axi_app_arqos[n*4 +: 4];
assign axi_ch_aruser = s_axi_app_aruser[n*AXI_ARUSER_WIDTH +: AXI_ARUSER_WIDTH];
assign axi_ch_arvalid = s_axi_app_arvalid[n*1 +: 1];
assign s_axi_app_arready[n*1 +: 1] = axi_ch_arready;
assign s_axi_app_rid[n*AXI_ID_WIDTH +: AXI_ID_WIDTH] = axi_ch_rid;
assign s_axi_app_rdata[n*AXI_DATA_WIDTH +: AXI_DATA_WIDTH] = axi_ch_rdata;
assign s_axi_app_rresp[n*2 +: 2] = axi_ch_rresp;
assign s_axi_app_rlast[n*1 +: 1] = axi_ch_rlast;
assign s_axi_app_ruser[n*AXI_RUSER_WIDTH +: AXI_RUSER_WIDTH] = axi_ch_ruser;
assign s_axi_app_rvalid[n*1 +: 1] = axi_ch_rvalid;
assign axi_ch_rready = s_axi_app_rready[n*1 +: 1];
assign app_status[n] = ch_status;
end
endgenerate
endmodule
`resetall

1
fpga/common/tb/mqnic_core_axi/Makefile
View File

@ -40,6 +40,7 @@ TOPLEVEL = $(DUT)
MODULE = test_$(DUT)
VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/mqnic_core.v
VERILOG_SOURCES += ../../rtl/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/mqnic_interface_rx.v

1
fpga/common/tb/mqnic_core_axi/test_mqnic_core_axi.py
View File

@ -491,6 +491,7 @@ def test_mqnic_core_pcie_axi(request, if_count, ports_per_if, axi_data_width,
verilog_sources = [
os.path.join(rtl_dir, f"{dut}.v"),
os.path.join(rtl_dir, "mqnic_core.v"),
os.path.join(rtl_dir, "mqnic_dram_if.v"),
os.path.join(rtl_dir, "mqnic_interface.v"),
os.path.join(rtl_dir, "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "mqnic_interface_rx.v"),

1
fpga/common/tb/mqnic_core_pcie_ptile/Makefile
View File

@ -41,6 +41,7 @@ MODULE = test_$(DUT)
VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/mqnic_core.v
VERILOG_SOURCES += ../../rtl/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/mqnic_interface_rx.v

3
fpga/common/tb/mqnic_core_pcie_ptile/test_mqnic_core_pcie_ptile.py
View File

@ -690,8 +690,9 @@ def test_mqnic_core_pcie_ptile(request, if_count, ports_per_if, pcie_data_width,
verilog_sources = [
os.path.join(rtl_dir, f"{dut}.v"),
os.path.join(rtl_dir, "mqnic_core.v"),
os.path.join(rtl_dir, "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "mqnic_core.v"),
os.path.join(rtl_dir, "mqnic_dram_if.v"),
os.path.join(rtl_dir, "mqnic_interface.v"),
os.path.join(rtl_dir, "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "mqnic_interface_rx.v"),

1
fpga/common/tb/mqnic_core_pcie_s10/Makefile
View File

@ -41,6 +41,7 @@ MODULE = test_$(DUT)
VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/mqnic_core.v
VERILOG_SOURCES += ../../rtl/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/mqnic_interface_rx.v

3
fpga/common/tb/mqnic_core_pcie_s10/test_mqnic_core_pcie_s10.py
View File

@ -638,8 +638,9 @@ def test_mqnic_core_pcie_s10(request, if_count, ports_per_if, pcie_data_width,
verilog_sources = [
os.path.join(rtl_dir, f"{dut}.v"),
os.path.join(rtl_dir, "mqnic_core.v"),
os.path.join(rtl_dir, "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "mqnic_core.v"),
os.path.join(rtl_dir, "mqnic_dram_if.v"),
os.path.join(rtl_dir, "mqnic_interface.v"),
os.path.join(rtl_dir, "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "mqnic_interface_rx.v"),

1
fpga/common/tb/mqnic_core_pcie_us/Makefile
View File

@ -41,6 +41,7 @@ MODULE = test_$(DUT)
VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/mqnic_core.v
VERILOG_SOURCES += ../../rtl/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/mqnic_interface_rx.v

3
fpga/common/tb/mqnic_core_pcie_us/test_mqnic_core_pcie_us.py
View File

@ -712,8 +712,9 @@ def test_mqnic_core_pcie_us(request, if_count, ports_per_if, axis_pcie_data_widt
verilog_sources = [
os.path.join(rtl_dir, f"{dut}.v"),
os.path.join(rtl_dir, "mqnic_core.v"),
os.path.join(rtl_dir, "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "mqnic_core.v"),
os.path.join(rtl_dir, "mqnic_dram_if.v"),
os.path.join(rtl_dir, "mqnic_interface.v"),
os.path.join(rtl_dir, "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "mqnic_interface_rx.v"),

1
fpga/common/tb/mqnic_core_pcie_us_tdma/Makefile
View File

@ -41,6 +41,7 @@ MODULE = test_$(DUT)
VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/mqnic_core.v
VERILOG_SOURCES += ../../rtl/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/mqnic_interface_rx.v

3
fpga/common/tb/mqnic_core_pcie_us_tdma/test_mqnic_core_pcie_us.py
View File

@ -765,8 +765,9 @@ def test_mqnic_core_pcie_us(request, if_count, ports_per_if, axis_pcie_data_widt
verilog_sources = [
os.path.join(rtl_dir, f"{dut}.v"),
os.path.join(rtl_dir, "mqnic_core.v"),
os.path.join(rtl_dir, "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "mqnic_core.v"),
os.path.join(rtl_dir, "mqnic_dram_if.v"),
os.path.join(rtl_dir, "mqnic_interface.v"),
os.path.join(rtl_dir, "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "mqnic_interface_rx.v"),

1
fpga/mqnic/250_SoC/fpga_100g/fpga/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/250_SoC/fpga_100g/fpga_app_dma_bench/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/250_SoC/fpga_100g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/250_SoC/fpga_100g/tb/fpga_core/test_fpga_core.py
View File

@ -631,6 +631,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/250_SoC/fpga_25g/fpga/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/250_SoC/fpga_25g/fpga_10g/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/250_SoC/fpga_25g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/250_SoC/fpga_25g/tb/fpga_core/test_fpga_core.py
View File

@ -679,6 +679,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/ADM_PCIE_9V3/fpga_100g/fpga/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/ADM_PCIE_9V3/fpga_100g/fpga_app_dma_bench/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/ADM_PCIE_9V3/fpga_100g/fpga_tdma/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/ADM_PCIE_9V3/fpga_100g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/ADM_PCIE_9V3/fpga_100g/tb/fpga_core/test_fpga_core.py
View File

@ -631,6 +631,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/ADM_PCIE_9V3/fpga_25g/fpga/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/ADM_PCIE_9V3/fpga_25g/fpga_10g/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/ADM_PCIE_9V3/fpga_25g/fpga_tdma/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/ADM_PCIE_9V3/fpga_25g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/ADM_PCIE_9V3/fpga_25g/tb/fpga_core/test_fpga_core.py
View File

@ -679,6 +679,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/AU200/fpga_100g/fpga/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU200/fpga_100g/fpga_app_dma_bench/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU200/fpga_100g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU200/fpga_100g/tb/fpga_core/test_fpga_core.py
View File

@ -631,6 +631,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/AU200/fpga_25g/fpga/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU200/fpga_25g/fpga_10g/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU200/fpga_25g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU200/fpga_25g/tb/fpga_core/test_fpga_core.py
View File

@ -679,6 +679,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/AU250/fpga_100g/fpga/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU250/fpga_100g/fpga_app_dma_bench/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU250/fpga_100g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU250/fpga_100g/tb/fpga_core/test_fpga_core.py
View File

@ -631,6 +631,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/AU250/fpga_25g/fpga/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU250/fpga_25g/fpga_10g/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU250/fpga_25g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU250/fpga_25g/tb/fpga_core/test_fpga_core.py
View File

@ -679,6 +679,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/AU280/fpga_100g/fpga/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU280/fpga_100g/fpga_app_dma_bench/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU280/fpga_100g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU280/fpga_100g/tb/fpga_core/test_fpga_core.py
View File

@ -620,6 +620,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/AU280/fpga_25g/fpga/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU280/fpga_25g/fpga_10g/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU280/fpga_25g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU280/fpga_25g/tb/fpga_core/test_fpga_core.py
View File

@ -668,6 +668,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/AU50/fpga_100g/fpga/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU50/fpga_100g/fpga_app_dma_bench/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU50/fpga_100g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU50/fpga_100g/tb/fpga_core/test_fpga_core.py
View File

@ -574,6 +574,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/AU50/fpga_25g/fpga/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU50/fpga_25g/fpga_10g/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU50/fpga_25g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/AU50/fpga_25g/tb/fpga_core/test_fpga_core.py
View File

@ -588,6 +588,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/DNPCIe_40G_KU_LL_2QSFP/fpga/fpga_app_dma_bench_ku040/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/DNPCIe_40G_KU_LL_2QSFP/fpga/fpga_app_dma_bench_ku060/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/DNPCIe_40G_KU_LL_2QSFP/fpga/fpga_ku040/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/DNPCIe_40G_KU_LL_2QSFP/fpga/fpga_ku060/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/DNPCIe_40G_KU_LL_2QSFP/fpga/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/DNPCIe_40G_KU_LL_2QSFP/fpga/tb/fpga_core/test_fpga_core.py
View File

@ -643,6 +643,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/Nexus_K3P_Q/fpga_25g/fpga/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/Nexus_K3P_Q/fpga_25g/fpga_10g/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/Nexus_K3P_Q/fpga_25g/fpga_app_dma_bench/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/Nexus_K3P_Q/fpga_25g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/Nexus_K3P_Q/fpga_25g/tb/fpga_core/test_fpga_core.py
View File

@ -683,6 +683,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/Nexus_K3P_S/fpga_25g/fpga/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/Nexus_K3P_S/fpga_25g/fpga_10g/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/Nexus_K3P_S/fpga_25g/fpga_app_dma_bench/Makefile
View File

@ -11,6 +11,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/Nexus_K3P_S/fpga_25g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/Nexus_K3P_S/fpga_25g/tb/fpga_core/test_fpga_core.py
View File

@ -583,6 +583,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/VCU108/fpga_25g/fpga/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/VCU108/fpga_25g/fpga_10g/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/VCU108/fpga_25g/fpga_app_dma_bench/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/VCU108/fpga_25g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/VCU108/fpga_25g/tb/fpga_core/test_fpga_core.py
View File

@ -575,6 +575,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/VCU118/fpga_100g/fpga/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/VCU118/fpga_100g/fpga_app_dma_bench/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/VCU118/fpga_100g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/VCU118/fpga_100g/tb/fpga_core/test_fpga_core.py
View File

@ -635,6 +635,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/VCU118/fpga_25g/fpga/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/VCU118/fpga_25g/fpga_10g/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/VCU118/fpga_25g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/VCU118/fpga_25g/tb/fpga_core/test_fpga_core.py
View File

@ -683,6 +683,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/VCU1525/fpga_100g/fpga/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/VCU1525/fpga_100g/fpga_app_dma_bench/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/VCU1525/fpga_100g/tb/fpga_core/Makefile
View File

@ -42,6 +42,7 @@ VERILOG_SOURCES += ../../rtl/$(DUT).v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie_us.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core_pcie.v
VERILOG_SOURCES += ../../rtl/common/mqnic_core.v
VERILOG_SOURCES += ../../rtl/common/mqnic_dram_if.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_tx.v
VERILOG_SOURCES += ../../rtl/common/mqnic_interface_rx.v

1
fpga/mqnic/VCU1525/fpga_100g/tb/fpga_core/test_fpga_core.py
View File

@ -629,6 +629,7 @@ def test_fpga_core(request):
os.path.join(rtl_dir, "common", "mqnic_core_pcie_us.v"),
os.path.join(rtl_dir, "common", "mqnic_core_pcie.v"),
os.path.join(rtl_dir, "common", "mqnic_core.v"),
os.path.join(rtl_dir, "common", "mqnic_dram_if.v"),
os.path.join(rtl_dir, "common", "mqnic_interface.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_tx.v"),
os.path.join(rtl_dir, "common", "mqnic_interface_rx.v"),

1
fpga/mqnic/VCU1525/fpga_25g/fpga/Makefile
View File

@ -12,6 +12,7 @@ SYN_FILES += rtl/sync_signal.v
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
SYN_FILES += rtl/common/mqnic_core_pcie.v
SYN_FILES += rtl/common/mqnic_core.v
SYN_FILES += rtl/common/mqnic_dram_if.v
SYN_FILES += rtl/common/mqnic_interface.v
SYN_FILES += rtl/common/mqnic_interface_tx.v
SYN_FILES += rtl/common/mqnic_interface_rx.v

Some files were not shown because too many files have changed in this diff Show More