FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Add MTU registers to driver

Browse Source
This commit is contained in:
Alex Forencich 2020-05-01 21:54:44 -07:00
parent 4e958096b2
commit 6d26adf916
3 changed files with 31 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
modules/mqnic/mqnic.h
View File

@ -309,6 +309,10 @@ int mqnic_activate_port(struct mqnic_port *port);
void mqnic_deactivate_port(struct mqnic_port *port);
u32 mqnic_port_get_rss_mask(struct mqnic_port *port);
void mqnic_port_set_rss_mask(struct mqnic_port *port, u32 rss_mask);
u32 mqnic_port_get_tx_mtu(struct mqnic_port *port);
void mqnic_port_set_tx_mtu(struct mqnic_port *port, u32 mtu);
u32 mqnic_port_get_rx_mtu(struct mqnic_port *port);
void mqnic_port_set_rx_mtu(struct mqnic_port *port, u32 mtu);
// mqnic_ptp.c
void mqnic_register_phc(struct mqnic_dev *mdev);

8
modules/mqnic/mqnic_netdev.c
View File

@ -93,6 +93,14 @@ static int mqnic_start_port(struct net_device *ndev)
priv->tx_ring[k]->tx_queue = netdev_get_tx_queue(ndev, k);
}
// configure ports
for (k = 0; k < priv->port_count; k++)
{
// set port MTU
mqnic_port_set_tx_mtu(priv->ports[k], ndev->mtu+ETH_HLEN);
mqnic_port_set_rx_mtu(priv->ports[k], ndev->mtu+ETH_HLEN);
}
// enable first port
mqnic_activate_port(priv->ports[0]);

19
modules/mqnic/mqnic_port.c
View File

@ -120,3 +120,22 @@ void mqnic_port_set_rss_mask(struct mqnic_port *port, u32 rss_mask)
iowrite32(rss_mask, port->hw_addr+MQNIC_PORT_REG_RSS_MASK);
}
u32 mqnic_port_get_tx_mtu(struct mqnic_port *port)
{
return ioread32(port->hw_addr+MQNIC_PORT_REG_TX_MTU);
}
void mqnic_port_set_tx_mtu(struct mqnic_port *port, u32 mtu)
{
iowrite32(mtu, port->hw_addr+MQNIC_PORT_REG_TX_MTU);
}
u32 mqnic_port_get_rx_mtu(struct mqnic_port *port)
{
return ioread32(port->hw_addr+MQNIC_PORT_REG_RX_MTU);
}
void mqnic_port_set_rx_mtu(struct mqnic_port *port, u32 mtu)
{
iowrite32(mtu, port->hw_addr+MQNIC_PORT_REG_RX_MTU);
}