FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Adjust testbench timeouts

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2023-01-26 18:47:15 -08:00
parent 28916a56cd
commit 73728d1994
4 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tb/pcie_axi_master/test_pcie_axi_master.py
View File

@ -215,7 +215,7 @@ async def run_test_read(dut, idle_inserter=None, backpressure_inserter=None):
tb.log.debug("%s", tb.axi_ram.hexdump_str((pcie_addr & ~0xf)-16, (((pcie_addr & 0xf)+length-1) & ~0xf)+48, prefix="AXI "))
val = await dev_bar0.read(pcie_addr, len(test_data), timeout=1000, timeout_unit='ns')
val = await dev_bar0.read(pcie_addr, len(test_data), timeout=10000, timeout_unit='ns')
tb.log.debug("read data: %s", val)

2
tb/pcie_axi_master_rd/test_pcie_axi_master_rd.py
View File

@ -172,7 +172,7 @@ async def run_test_read(dut, idle_inserter=None, backpressure_inserter=None):
tb.log.debug("%s", tb.axi_ram.hexdump_str((pcie_addr & ~0xf)-16, (((pcie_addr & 0xf)+length-1) & ~0xf)+48, prefix="AXI "))
val = await dev_bar0.read(pcie_addr, len(test_data), timeout=1000, timeout_unit='ns')
val = await dev_bar0.read(pcie_addr, len(test_data), timeout=10000, timeout_unit='ns')
tb.log.debug("read data: %s", val)

2
tb/pcie_us_axi_master/test_pcie_us_axi_master.py
View File

@ -246,7 +246,7 @@ async def run_test_read(dut, idle_inserter=None, backpressure_inserter=None):
tb.log.debug("%s", tb.axi_ram.hexdump_str((pcie_addr & ~0xf)-16, (((pcie_addr & 0xf)+length-1) & ~0xf)+48, prefix="AXI "))
val = await dev_bar0.read(pcie_addr, len(test_data), timeout=1000, timeout_unit='ns')
val = await dev_bar0.read(pcie_addr, len(test_data), timeout=10000, timeout_unit='ns')
tb.log.debug("read data: %s", val)

2
tb/pcie_us_axi_master_rd/test_pcie_us_axi_master_rd.py
View File

@ -201,7 +201,7 @@ async def run_test_read(dut, idle_inserter=None, backpressure_inserter=None):
tb.log.debug("%s", tb.axi_ram.hexdump_str((pcie_addr & ~0xf)-16, (((pcie_addr & 0xf)+length-1) & ~0xf)+48, prefix="AXI "))
val = await dev_bar0.read(pcie_addr, len(test_data), timeout=1000, timeout_unit='ns')
val = await dev_bar0.read(pcie_addr, len(test_data), timeout=10000, timeout_unit='ns')
tb.log.debug("read data: %s", val)