FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Remove extraneous parameter

Browse Source
This commit is contained in:
Alex Forencich 2019-06-26 12:26:55 -07:00
parent 94a3be6e1d
commit 7fd0f79f81
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
rtl/axil_register_wr.v
View File

@ -34,7 +34,6 @@ module axil_register_wr #
parameter DATA_WIDTH = 32, parameter DATA_WIDTH = 32,
parameter ADDR_WIDTH = 32, parameter ADDR_WIDTH = 32,
parameter STRB_WIDTH = (DATA_WIDTH/8), parameter STRB_WIDTH = (DATA_WIDTH/8),
parameter ID_WIDTH = 8,
parameter AW_REG_TYPE = 1, parameter AW_REG_TYPE = 1,
parameter W_REG_TYPE = 1, parameter W_REG_TYPE = 1,
parameter B_REG_TYPE = 1 parameter B_REG_TYPE = 1