FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Fix VCU118 CMAC reference clocks

Browse Source
This commit is contained in:
Alex Forencich 2020-07-14 10:47:18 -07:00
parent 20eac98bde
commit 837a390567
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
fpga/mqnic/VCU118/fpga_100g/ip/cmac_usplus_0.tcl
View File

@ -4,7 +4,7 @@ create_ip -name cmac_usplus -vendor xilinx.com -library ip -module_name cmac_usp
set_property -dict [list \
CONFIG.CMAC_CAUI4_MODE {1} \
CONFIG.NUM_LANES {4x25} \
CONFIG.GT_REF_CLK_FREQ {161.1328125} \
CONFIG.GT_REF_CLK_FREQ {156.25} \
CONFIG.USER_INTERFACE {AXIS} \
CONFIG.GT_DRP_CLK {125} \
CONFIG.TX_FLOW_CONTROL {0} \

2
fpga/mqnic/VCU118/fpga_100g/ip/cmac_usplus_1.tcl
View File

@ -4,7 +4,7 @@ create_ip -name cmac_usplus -vendor xilinx.com -library ip -module_name cmac_usp
set_property -dict [list \
CONFIG.CMAC_CAUI4_MODE {1} \
CONFIG.NUM_LANES {4x25} \
CONFIG.GT_REF_CLK_FREQ {161.1328125} \
CONFIG.GT_REF_CLK_FREQ {156.25} \
CONFIG.USER_INTERFACE {AXIS} \
CONFIG.GT_DRP_CLK {125} \
CONFIG.TX_FLOW_CONTROL {0} \