FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity

Don't read address/data if valid is not set

Browse Source
This commit is contained in:
Alex Forencich 2021-11-07 19:03:10 -08:00
parent 9883e776c3
commit 8a7f410aaf
1 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
tb/dma_psdp_ram.py
View File

@ -146,11 +146,13 @@ class PsdpRamWrite(Memory):
wr_done = 0
cmd_be_sample = self.bus.wr_cmd_be.value
cmd_addr_sample = self.bus.wr_cmd_addr.value
cmd_data_sample = self.bus.wr_cmd_data.value
cmd_valid_sample = self.bus.wr_cmd_valid.value
if cmd_valid_sample:
cmd_be_sample = self.bus.wr_cmd_be.value
cmd_addr_sample = self.bus.wr_cmd_addr.value
cmd_data_sample = self.bus.wr_cmd_data.value
if self.reset is not None and self.reset.value:
self.bus.wr_cmd_ready.setimmediatevalue(0)
self.bus.wr_done.setimmediatevalue(0)
@ -258,9 +260,11 @@ class PsdpRamRead(Memory):
while True:
await RisingEdge(self.clock)
cmd_addr_sample = self.bus.rd_cmd_addr.value
cmd_valid_sample = self.bus.rd_cmd_valid.value
if cmd_valid_sample:
cmd_addr_sample = self.bus.rd_cmd_addr.value
resp_ready_sample = self.bus.rd_resp_ready.value
if self.reset is not None and self.reset.value: