FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Use shallow async FIFOs

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2023-08-17 02:00:12 -07:00
parent 053884506c
commit 99645f894e
2 changed files with 37 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
fpga/common/rtl/mqnic_port_rx.v
View File

@ -203,7 +203,7 @@ end else begin
end end
axis_async_fifo_adapter #( axis_async_fifo_adapter #(
.DEPTH(MAX_RX_SIZE), .DEPTH(AXIS_SYNC_KEEP_WIDTH*32),
.S_DATA_WIDTH(AXIS_DATA_WIDTH), .S_DATA_WIDTH(AXIS_DATA_WIDTH),
.S_KEEP_ENABLE(AXIS_KEEP_WIDTH > 1), .S_KEEP_ENABLE(AXIS_KEEP_WIDTH > 1),
.S_KEEP_WIDTH(AXIS_KEEP_WIDTH), .S_KEEP_WIDTH(AXIS_KEEP_WIDTH),
@ -214,11 +214,16 @@ axis_async_fifo_adapter #(
.DEST_ENABLE(0), .DEST_ENABLE(0),
.USER_ENABLE(1), .USER_ENABLE(1),
.USER_WIDTH(AXIS_RX_USER_WIDTH), .USER_WIDTH(AXIS_RX_USER_WIDTH),
.FRAME_FIFO(1), .RAM_PIPELINE(0),
.FRAME_FIFO(0),
.USER_BAD_FRAME_VALUE(1'b1), .USER_BAD_FRAME_VALUE(1'b1),
.USER_BAD_FRAME_MASK(1'b1), .USER_BAD_FRAME_MASK(1'b1),
.DROP_BAD_FRAME(1), .DROP_OVERSIZE_FRAME(0),
.DROP_WHEN_FULL(!AXIS_RX_USE_READY) .DROP_BAD_FRAME(0),
.DROP_WHEN_FULL(0),
.MARK_WHEN_FULL(!AXIS_RX_USE_READY),
.PAUSE_ENABLE(1),
.FRAME_PAUSE(1)
) )
rx_async_fifo_inst ( rx_async_fifo_inst (
// AXI input // AXI input
@ -245,10 +250,20 @@ rx_async_fifo_inst (
.m_axis_tdest(), .m_axis_tdest(),
.m_axis_tuser(axis_rx_async_fifo_tuser), .m_axis_tuser(axis_rx_async_fifo_tuser),
// Pause
.s_pause_req(1'b0),
.s_pause_ack(),
.m_pause_req(1'b0),
.m_pause_ack(),
// Status // Status
.s_status_depth(),
.s_status_depth_commit(),
.s_status_overflow(), .s_status_overflow(),
.s_status_bad_frame(), .s_status_bad_frame(),
.s_status_good_frame(), .s_status_good_frame(),
.m_status_depth(),
.m_status_depth_commit(),
.m_status_overflow(), .m_status_overflow(),
.m_status_bad_frame(), .m_status_bad_frame(),
.m_status_good_frame() .m_status_good_frame()

21
fpga/common/rtl/mqnic_port_tx.v
View File

@ -415,7 +415,7 @@ tx_pipeline_fifo_inst (
); );
axis_async_fifo_adapter #( axis_async_fifo_adapter #(
.DEPTH(MAX_TX_SIZE), .DEPTH(AXIS_SYNC_KEEP_WIDTH*32),
.S_DATA_WIDTH(AXIS_SYNC_DATA_WIDTH), .S_DATA_WIDTH(AXIS_SYNC_DATA_WIDTH),
.S_KEEP_ENABLE(AXIS_SYNC_KEEP_WIDTH > 1), .S_KEEP_ENABLE(AXIS_SYNC_KEEP_WIDTH > 1),
.S_KEEP_WIDTH(AXIS_SYNC_KEEP_WIDTH), .S_KEEP_WIDTH(AXIS_SYNC_KEEP_WIDTH),
@ -426,11 +426,16 @@ axis_async_fifo_adapter #(
.DEST_ENABLE(0), .DEST_ENABLE(0),
.USER_ENABLE(1), .USER_ENABLE(1),
.USER_WIDTH(AXIS_TX_USER_WIDTH), .USER_WIDTH(AXIS_TX_USER_WIDTH),
.RAM_PIPELINE(0),
.FRAME_FIFO(1), .FRAME_FIFO(1),
.USER_BAD_FRAME_VALUE(1'b1), .USER_BAD_FRAME_VALUE(1'b1),
.USER_BAD_FRAME_MASK(1'b1), .USER_BAD_FRAME_MASK(1'b1),
.DROP_BAD_FRAME(1), .DROP_OVERSIZE_FRAME(0),
.DROP_WHEN_FULL(0) .DROP_BAD_FRAME(0),
.DROP_WHEN_FULL(0),
.MARK_WHEN_FULL(0),
.PAUSE_ENABLE(1),
.FRAME_PAUSE(1)
) )
tx_async_fifo_inst ( tx_async_fifo_inst (
// AXI input // AXI input
@ -457,10 +462,20 @@ tx_async_fifo_inst (
.m_axis_tdest(), .m_axis_tdest(),
.m_axis_tuser(axis_tx_out_tuser), .m_axis_tuser(axis_tx_out_tuser),
// Pause
.s_pause_req(1'b0),
.s_pause_ack(),
.m_pause_req(1'b0),
.m_pause_ack(),
// Status // Status
.s_status_depth(),
.s_status_depth_commit(),
.s_status_overflow(), .s_status_overflow(),
.s_status_bad_frame(), .s_status_bad_frame(),
.s_status_good_frame(), .s_status_good_frame(),
.m_status_depth(),
.m_status_depth_commit(),
.m_status_overflow(), .m_status_overflow(),
.m_status_bad_frame(), .m_status_bad_frame(),
.m_status_good_frame() .m_status_good_frame()