FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Another update to async FIFO timing constraints to deal with OOC clock constraints

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2023-07-26 14:53:01 -07:00
parent 960a2eab61
commit 9bc052de8b
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
syn/vivado/axis_async_fifo.tcl
View File

@ -86,7 +86,9 @@ foreach fifo_inst [get_cells -hier -filter {(ORIG_REF_NAME == axis_async_fifo ||
set output_reg_ffs [get_cells -quiet "$fifo_inst/m_axis_pipe_reg_reg[0][*]"]
if {[llength $output_reg_ffs]} {
set_false_path -from $write_clk -to $output_reg_ffs
if {[llength $write_clk]} {
set_false_path -from $write_clk -to $output_reg_ffs
}
}
# frame FIFO pointer update synchronization