FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Clear the sequence number valid bits

Browse Source
This commit is contained in:
Alex Forencich 2019-11-27 16:43:15 -08:00
parent 546ef162dd
commit a7be8e8f87
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
tb/pcie_usp.py
View File

@ -815,12 +815,12 @@ class UltrascalePlusPCIe(Device):
# TODO: internal response
# transmit sequence number
pcie_rq_seq_num0.next = 0
pcie_rq_seq_num_vld0.next = 0
if self.rq_seq_num:
pcie_rq_seq_num0.next = self.rq_seq_num.pop(0)
pcie_rq_seq_num_vld0.next = 1
pcie_rq_seq_num1.next = 0
pcie_rq_seq_num_vld1.next = 0
if self.rq_seq_num:
pcie_rq_seq_num1.next = self.rq_seq_num.pop(0)
pcie_rq_seq_num_vld1.next = 1