FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Print burst debugging information

Browse Source
This commit is contained in:
Alex Forencich 2018-08-12 22:37:28 -07:00
parent ed27cebed8
commit aed7cf9d9b
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
tb/axi.py
View File

@ -312,6 +312,8 @@ class AXIMaster(object):
self.cur_write_id = (self.cur_write_id + 1) % 2**len(m_axi_awid) self.cur_write_id = (self.cur_write_id + 1) % 2**len(m_axi_awid)
self.int_write_addr_queue.append((cur_addr, awid, burst_length-1, size, burst, lock, cache, prot, qos, region, user)) self.int_write_addr_queue.append((cur_addr, awid, burst_length-1, size, burst, lock, cache, prot, qos, region, user))
self.int_write_addr_sync.next = not self.int_write_addr_sync self.int_write_addr_sync.next = not self.int_write_addr_sync
if name is not None:
print("[%s] Write burst awid: 0x%x awaddr: 0x%08x awlen: %d awsize: %d" % (name, awid, cur_addr, burst_length-1, size))
n += 1 n += 1
self.int_write_data_queue.append((val, strb, n >= burst_length)) self.int_write_data_queue.append((val, strb, n >= burst_length))
self.int_write_data_sync.next = not self.int_write_data_sync self.int_write_data_sync.next = not self.int_write_data_sync
@ -455,6 +457,8 @@ class AXIMaster(object):
self.cur_read_id = (self.cur_read_id + 1) % 2**len(m_axi_arid) self.cur_read_id = (self.cur_read_id + 1) % 2**len(m_axi_arid)
self.int_read_addr_queue.append((cur_addr, arid, burst_length-1, size, burst, lock, cache, prot, qos, region, user)) self.int_read_addr_queue.append((cur_addr, arid, burst_length-1, size, burst, lock, cache, prot, qos, region, user))
self.int_read_addr_sync.next = not self.int_read_addr_sync self.int_read_addr_sync.next = not self.int_read_addr_sync
if name is not None:
print("[%s] Read burst arid: 0x%x araddr: 0x%08x arlen: %d arsize: %d" % (name, arid, cur_addr, burst_length-1, size))
cur_addr += num_bytes cur_addr += num_bytes
@ -695,6 +699,9 @@ class AXIRam(object):
addr, awid, length, size, burst, lock, cache, prot = self.int_write_addr_queue.pop(0) addr, awid, length, size, burst, lock, cache, prot = self.int_write_addr_queue.pop(0)
if name is not None:
print("[%s] Write burst awid: 0x%x awaddr: 0x%08x awlen: %d awsize: %d" % (name, awid, addr, length, size))
num_bytes = 2**size num_bytes = 2**size
assert 0 < num_bytes <= bw assert 0 < num_bytes <= bw
@ -812,6 +819,9 @@ class AXIRam(object):
addr, arid, length, size, burst, lock, cache, prot = self.int_read_addr_queue.pop(0) addr, arid, length, size, burst, lock, cache, prot = self.int_read_addr_queue.pop(0)
if name is not None:
print("[%s] Read burst arid: 0x%x araddr: 0x%08x arlen: %d arsize: %d" % (name, arid, addr, length, size))
num_bytes = 2**size num_bytes = 2**size
assert 0 < num_bytes <= bw assert 0 < num_bytes <= bw