FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

merged changes in axis

Browse Source
This commit is contained in:
Alex Forencich 2021-09-01 15:54:12 -07:00
commit b6f792cc10
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/axis/rtl/axis_pipeline_fifo.v
View File

@ -158,8 +158,8 @@ if (LENGTH > 0) begin
if (rst) begin
for (i = 0; i < LENGTH; i = i + 1) begin
axis_tvalid_reg[i] = 1'b0;
axis_tready_reg[i] = 1'b0;
axis_tvalid_reg[i] <= 1'b0;
axis_tready_reg[i] <= 1'b0;
end
end
end