mirror of
https://github.com/corundum/corundum.git
synced 2025-01-30 08:32:52 +08:00
fpga/mqnic/fb2CG: Add integrations for template and DMA benchmark applications on fb2CG@KU15P
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
parent
d45857fb98
commit
ba70ae2521
168
fpga/mqnic/fb2CG/fpga_100g/fpga_app_dma_bench/Makefile
Normal file
168
fpga/mqnic/fb2CG/fpga_100g/fpga_app_dma_bench/Makefile
Normal file
@ -0,0 +1,168 @@
|
|||||||
|
|
||||||
|
# FPGA settings
|
||||||
|
FPGA_PART = xcku15p-ffve1760-2-e
|
||||||
|
FPGA_TOP = fpga
|
||||||
|
FPGA_ARCH = kintexuplus
|
||||||
|
|
||||||
|
# Files for synthesis
|
||||||
|
SYN_FILES = rtl/fpga.v
|
||||||
|
SYN_FILES += rtl/fpga_core.v
|
||||||
|
SYN_FILES += rtl/bmc_spi.v
|
||||||
|
SYN_FILES += rtl/led_sreg_driver.v
|
||||||
|
SYN_FILES += rtl/sync_signal.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_core_pcie.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_core.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_interface.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_interface_tx.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_interface_rx.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_egress.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_ingress.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_l2_egress.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_l2_ingress.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_ptp.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_ptp_clock.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_ptp_perout.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_port_map_mac_axis.v
|
||||||
|
SYN_FILES += rtl/common/cpl_write.v
|
||||||
|
SYN_FILES += rtl/common/cpl_op_mux.v
|
||||||
|
SYN_FILES += rtl/common/desc_fetch.v
|
||||||
|
SYN_FILES += rtl/common/desc_op_mux.v
|
||||||
|
SYN_FILES += rtl/common/event_mux.v
|
||||||
|
SYN_FILES += rtl/common/queue_manager.v
|
||||||
|
SYN_FILES += rtl/common/cpl_queue_manager.v
|
||||||
|
SYN_FILES += rtl/common/tx_fifo.v
|
||||||
|
SYN_FILES += rtl/common/rx_fifo.v
|
||||||
|
SYN_FILES += rtl/common/tx_req_mux.v
|
||||||
|
SYN_FILES += rtl/common/tx_engine.v
|
||||||
|
SYN_FILES += rtl/common/rx_engine.v
|
||||||
|
SYN_FILES += rtl/common/tx_checksum.v
|
||||||
|
SYN_FILES += rtl/common/rx_hash.v
|
||||||
|
SYN_FILES += rtl/common/rx_checksum.v
|
||||||
|
SYN_FILES += rtl/common/stats_counter.v
|
||||||
|
SYN_FILES += rtl/common/stats_collect.v
|
||||||
|
SYN_FILES += rtl/common/stats_pcie_if.v
|
||||||
|
SYN_FILES += rtl/common/stats_pcie_tlp.v
|
||||||
|
SYN_FILES += rtl/common/stats_dma_if_pcie.v
|
||||||
|
SYN_FILES += rtl/common/stats_dma_latency.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_tx_scheduler_block_rr.v
|
||||||
|
SYN_FILES += rtl/common/tx_scheduler_rr.v
|
||||||
|
SYN_FILES += rtl/common/cmac_pad.v
|
||||||
|
SYN_FILES += app/dma_bench/rtl/mqnic_app_block_dma_bench.v
|
||||||
|
SYN_FILES += lib/eth/rtl/ptp_clock.v
|
||||||
|
SYN_FILES += lib/eth/rtl/ptp_clock_cdc.v
|
||||||
|
SYN_FILES += lib/eth/rtl/ptp_perout.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_interconnect.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_crossbar.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_crossbar_addr.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_crossbar_rd.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_crossbar_wr.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_reg_if.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_reg_if_rd.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_reg_if_wr.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_register_rd.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_register_wr.v
|
||||||
|
SYN_FILES += lib/axi/rtl/arbiter.v
|
||||||
|
SYN_FILES += lib/axi/rtl/priority_encoder.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_adapter.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_arb_mux.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_async_fifo.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_async_fifo_adapter.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_demux.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_fifo.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_fifo_adapter.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_pipeline_fifo.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_register.v
|
||||||
|
SYN_FILES += lib/axis/rtl/sync_reset.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_axil_master.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_tlp_demux.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_tlp_demux_bar.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_tlp_mux.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_pcie.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_pcie_rd.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_pcie_wr.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_mux.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_mux_rd.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_mux_wr.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_desc_mux.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_ram_demux_rd.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_ram_demux_wr.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_psdpram.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_client_axis_sink.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_client_axis_source.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_if.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_if_rc.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_if_rq.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_if_cc.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_if_cq.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_cfg.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_msi.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pulse_merge.v
|
||||||
|
|
||||||
|
# XDC files
|
||||||
|
XDC_FILES = fpga.xdc
|
||||||
|
XDC_FILES += placement.xdc
|
||||||
|
XDC_FILES += boot.xdc
|
||||||
|
XDC_FILES += led.tcl
|
||||||
|
XDC_FILES += lib/axis/syn/vivado/axis_async_fifo.tcl
|
||||||
|
XDC_FILES += lib/axis/syn/vivado/sync_reset.tcl
|
||||||
|
XDC_FILES += lib/eth/syn/vivado/ptp_clock_cdc.tcl
|
||||||
|
|
||||||
|
# IP
|
||||||
|
IP_TCL_FILES = ip/pcie4_uscale_plus_0.tcl
|
||||||
|
IP_TCL_FILES += ip/cmac_usplus_0.tcl
|
||||||
|
IP_TCL_FILES += ip/cmac_usplus_1.tcl
|
||||||
|
|
||||||
|
# Configuration
|
||||||
|
CONFIG_TCL_FILES = ./config.tcl
|
||||||
|
|
||||||
|
include ../common/vivado.mk
|
||||||
|
|
||||||
|
program: $(FPGA_TOP).bit
|
||||||
|
echo "open_hw" > program.tcl
|
||||||
|
echo "connect_hw_server" >> program.tcl
|
||||||
|
echo "open_hw_target" >> program.tcl
|
||||||
|
echo "current_hw_device [lindex [get_hw_devices] 0]" >> program.tcl
|
||||||
|
echo "refresh_hw_device -update_hw_probes false [current_hw_device]" >> program.tcl
|
||||||
|
echo "set_property PROGRAM.FILE {$(FPGA_TOP).bit} [current_hw_device]" >> program.tcl
|
||||||
|
echo "program_hw_devices [current_hw_device]" >> program.tcl
|
||||||
|
echo "exit" >> program.tcl
|
||||||
|
vivado -nojournal -nolog -mode batch -source program.tcl
|
||||||
|
|
||||||
|
%.mcs %.prm: %.bit
|
||||||
|
echo "write_cfgmem -force -format mcs -size 64 -interface SPIx4 -loadbit {up 0x0000000 $*.bit} -checksum -file $*.mcs" > generate_mcs.tcl
|
||||||
|
echo "exit" >> generate_mcs.tcl
|
||||||
|
vivado -nojournal -nolog -mode batch -source generate_mcs.tcl
|
||||||
|
mkdir -p rev
|
||||||
|
COUNT=100; \
|
||||||
|
while [ -e rev/$*_rev$$COUNT.bit ]; \
|
||||||
|
do COUNT=$$((COUNT+1)); done; \
|
||||||
|
COUNT=$$((COUNT-1)); \
|
||||||
|
for x in .mcs .prm; \
|
||||||
|
do cp $*$$x rev/$*_rev$$COUNT$$x; \
|
||||||
|
echo "Output: rev/$*_rev$$COUNT$$x"; done;
|
||||||
|
|
||||||
|
flash: $(FPGA_TOP).mcs $(FPGA_TOP).prm
|
||||||
|
echo "open_hw" > flash.tcl
|
||||||
|
echo "connect_hw_server" >> flash.tcl
|
||||||
|
echo "open_hw_target" >> flash.tcl
|
||||||
|
echo "current_hw_device [lindex [get_hw_devices] 0]" >> flash.tcl
|
||||||
|
echo "refresh_hw_device -update_hw_probes false [current_hw_device]" >> flash.tcl
|
||||||
|
echo "create_hw_cfgmem -hw_device [current_hw_device] [lindex [get_cfgmem_parts {mt25qu512-spi-x1_x2_x4}] 0]" >> flash.tcl
|
||||||
|
echo "current_hw_cfgmem -hw_device [current_hw_device] [get_property PROGRAM.HW_CFGMEM [current_hw_device]]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.FILES [list \"$(FPGA_TOP).mcs\"] [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.PRM_FILES [list \"$(FPGA_TOP).prm\"] [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.ERASE 1 [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.CFG_PROGRAM 1 [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.VERIFY 1 [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.CHECKSUM 0 [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.ADDRESS_RANGE {use_file} [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "create_hw_bitstream -hw_device [current_hw_device] [get_property PROGRAM.HW_CFGMEM_BITFILE [current_hw_device]]" >> flash.tcl
|
||||||
|
echo "program_hw_devices [current_hw_device]" >> flash.tcl
|
||||||
|
echo "refresh_hw_device [current_hw_device]" >> flash.tcl
|
||||||
|
echo "program_hw_cfgmem -hw_cfgmem [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "boot_hw_device [current_hw_device]" >> flash.tcl
|
||||||
|
echo "exit" >> flash.tcl
|
||||||
|
vivado -nojournal -nolog -mode batch -source flash.tcl
|
||||||
|
|
||||||
256
fpga/mqnic/fb2CG/fpga_100g/fpga_app_dma_bench/config.tcl
Normal file
256
fpga/mqnic/fb2CG/fpga_100g/fpga_app_dma_bench/config.tcl
Normal file
@ -0,0 +1,256 @@
|
|||||||
|
# Copyright 2021, The Regents of the University of California.
|
||||||
|
# All rights reserved.
|
||||||
|
#
|
||||||
|
# Redistribution and use in source and binary forms, with or without
|
||||||
|
# modification, are permitted provided that the following conditions are met:
|
||||||
|
#
|
||||||
|
# 1. Redistributions of source code must retain the above copyright notice,
|
||||||
|
# this list of conditions and the following disclaimer.
|
||||||
|
#
|
||||||
|
# 2. Redistributions in binary form must reproduce the above copyright notice,
|
||||||
|
# this list of conditions and the following disclaimer in the documentation
|
||||||
|
# and/or other materials provided with the distribution.
|
||||||
|
#
|
||||||
|
# THIS SOFTWARE IS PROVIDED BY THE REGENTS OF THE UNIVERSITY OF CALIFORNIA ''AS
|
||||||
|
# IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||||
|
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
||||||
|
# DISCLAIMED. IN NO EVENT SHALL THE REGENTS OF THE UNIVERSITY OF CALIFORNIA OR
|
||||||
|
# CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
||||||
|
# EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
|
||||||
|
# OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||||
|
# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||||
|
# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
|
||||||
|
# IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
|
||||||
|
# OF SUCH DAMAGE.
|
||||||
|
#
|
||||||
|
# The views and conclusions contained in the software and documentation are those
|
||||||
|
# of the authors and should not be interpreted as representing official policies,
|
||||||
|
# either expressed or implied, of The Regents of the University of California.
|
||||||
|
|
||||||
|
set params [dict create]
|
||||||
|
|
||||||
|
# collect build information
|
||||||
|
set build_date [clock seconds]
|
||||||
|
set git_hash 00000000
|
||||||
|
set git_tag ""
|
||||||
|
|
||||||
|
if { [catch {set git_hash [exec git rev-parse --short=8 HEAD]}] } {
|
||||||
|
puts "Error running git or project not under version control"
|
||||||
|
}
|
||||||
|
|
||||||
|
if { [catch {set git_tag [exec git describe --tags HEAD]}] } {
|
||||||
|
puts "Error running git, project not under version control, or no tag found"
|
||||||
|
}
|
||||||
|
|
||||||
|
puts "Build date: ${build_date}"
|
||||||
|
puts "Git hash: ${git_hash}"
|
||||||
|
puts "Git tag: ${git_tag}"
|
||||||
|
|
||||||
|
if { ! [regsub {^.*(\d+\.\d+\.\d+([\.-]\d+)?).*$} $git_tag {\1} tag_ver ] } {
|
||||||
|
puts "Failed to extract version from git tag"
|
||||||
|
set tag_ver 0.0.1
|
||||||
|
}
|
||||||
|
|
||||||
|
puts "Tag version: ${tag_ver}"
|
||||||
|
|
||||||
|
# FW and board IDs
|
||||||
|
set fpga_id [expr 0x4A56093]
|
||||||
|
set fw_id [expr 0x00000000]
|
||||||
|
set fw_ver $tag_ver
|
||||||
|
set board_vendor_id [expr 0x1c2c]
|
||||||
|
set board_device_id [expr 0xa00e]
|
||||||
|
set board_ver 1.0
|
||||||
|
set release_info [expr 0x00000000]
|
||||||
|
|
||||||
|
# PCIe IDs
|
||||||
|
set pcie_vendor_id [expr 0x1234]
|
||||||
|
set pcie_device_id [expr 0x1001]
|
||||||
|
set pcie_class_code [expr 0x020000]
|
||||||
|
set pcie_revision_id [expr 0x00]
|
||||||
|
set pcie_subsystem_vendor_id $board_vendor_id
|
||||||
|
set pcie_subsystem_device_id $board_device_id
|
||||||
|
|
||||||
|
# FW ID block
|
||||||
|
dict set params FPGA_ID [format "32'h%08x" $fpga_id]
|
||||||
|
dict set params FW_ID [format "32'h%08x" $fw_id]
|
||||||
|
dict set params FW_VER [format "32'h%02x%02x%02x%02x" {*}[split $fw_ver .-] 0 0 0 0]
|
||||||
|
dict set params BOARD_ID [format "32'h%04x%04x" $board_vendor_id $board_device_id]
|
||||||
|
dict set params BOARD_VER [format "32'h%02x%02x%02x%02x" {*}[split $board_ver .-] 0 0 0 0]
|
||||||
|
dict set params BUILD_DATE "32'd${build_date}"
|
||||||
|
dict set params GIT_HASH "32'h${git_hash}"
|
||||||
|
dict set params RELEASE_INFO [format "32'h%08x" $release_info]
|
||||||
|
|
||||||
|
# Structural configuration
|
||||||
|
|
||||||
|
# counts QSFP 0 QSFP 1
|
||||||
|
# IF PORT 0_0123 1_0123
|
||||||
|
# 1 1 0 (0.0)
|
||||||
|
# 1 2 0 (0.0) 1 (0.1)
|
||||||
|
# 2 1 0 (0.0) 1 (1.0)
|
||||||
|
|
||||||
|
dict set params IF_COUNT "2"
|
||||||
|
dict set params PORTS_PER_IF "1"
|
||||||
|
dict set params SCHED_PER_IF [dict get $params PORTS_PER_IF]
|
||||||
|
dict set params PORT_MASK "0"
|
||||||
|
|
||||||
|
# PTP configuration
|
||||||
|
dict set params PTP_CLOCK_PIPELINE "0"
|
||||||
|
dict set params PTP_PORT_CDC_PIPELINE "0"
|
||||||
|
dict set params PTP_PEROUT_ENABLE "1"
|
||||||
|
dict set params PTP_PEROUT_COUNT "1"
|
||||||
|
|
||||||
|
# Queue manager configuration (interface)
|
||||||
|
dict set params EVENT_QUEUE_OP_TABLE_SIZE "32"
|
||||||
|
dict set params TX_QUEUE_OP_TABLE_SIZE "32"
|
||||||
|
dict set params RX_QUEUE_OP_TABLE_SIZE "32"
|
||||||
|
dict set params TX_CPL_QUEUE_OP_TABLE_SIZE [dict get $params TX_QUEUE_OP_TABLE_SIZE]
|
||||||
|
dict set params RX_CPL_QUEUE_OP_TABLE_SIZE [dict get $params RX_QUEUE_OP_TABLE_SIZE]
|
||||||
|
dict set params EVENT_QUEUE_INDEX_WIDTH "5"
|
||||||
|
dict set params TX_QUEUE_INDEX_WIDTH "13"
|
||||||
|
dict set params RX_QUEUE_INDEX_WIDTH "8"
|
||||||
|
dict set params TX_CPL_QUEUE_INDEX_WIDTH [dict get $params TX_QUEUE_INDEX_WIDTH]
|
||||||
|
dict set params RX_CPL_QUEUE_INDEX_WIDTH [dict get $params RX_QUEUE_INDEX_WIDTH]
|
||||||
|
dict set params EVENT_QUEUE_PIPELINE "3"
|
||||||
|
dict set params TX_QUEUE_PIPELINE [expr 3+([dict get $params TX_QUEUE_INDEX_WIDTH] > 12 ? [dict get $params TX_QUEUE_INDEX_WIDTH]-12 : 0)]
|
||||||
|
dict set params RX_QUEUE_PIPELINE [expr 3+([dict get $params RX_QUEUE_INDEX_WIDTH] > 12 ? [dict get $params RX_QUEUE_INDEX_WIDTH]-12 : 0)]
|
||||||
|
dict set params TX_CPL_QUEUE_PIPELINE [dict get $params TX_QUEUE_PIPELINE]
|
||||||
|
dict set params RX_CPL_QUEUE_PIPELINE [dict get $params RX_QUEUE_PIPELINE]
|
||||||
|
|
||||||
|
# TX and RX engine configuration (port)
|
||||||
|
dict set params TX_DESC_TABLE_SIZE "32"
|
||||||
|
dict set params RX_DESC_TABLE_SIZE "32"
|
||||||
|
|
||||||
|
# Scheduler configuration (port)
|
||||||
|
dict set params TX_SCHEDULER_OP_TABLE_SIZE [dict get $params TX_DESC_TABLE_SIZE]
|
||||||
|
dict set params TX_SCHEDULER_PIPELINE [dict get $params TX_QUEUE_PIPELINE]
|
||||||
|
dict set params TDMA_INDEX_WIDTH "6"
|
||||||
|
|
||||||
|
# Timestamping configuration (port)
|
||||||
|
dict set params PTP_TS_ENABLE "1"
|
||||||
|
dict set params TX_PTP_TS_FIFO_DEPTH "32"
|
||||||
|
dict set params RX_PTP_TS_FIFO_DEPTH "32"
|
||||||
|
|
||||||
|
# Interface configuration (port)
|
||||||
|
dict set params TX_CHECKSUM_ENABLE "1"
|
||||||
|
dict set params RX_RSS_ENABLE "1"
|
||||||
|
dict set params RX_HASH_ENABLE "1"
|
||||||
|
dict set params RX_CHECKSUM_ENABLE "1"
|
||||||
|
dict set params TX_FIFO_DEPTH "32768"
|
||||||
|
dict set params RX_FIFO_DEPTH "131072"
|
||||||
|
dict set params MAX_TX_SIZE "9214"
|
||||||
|
dict set params MAX_RX_SIZE "9214"
|
||||||
|
dict set params TX_RAM_SIZE "131072"
|
||||||
|
dict set params RX_RAM_SIZE "131072"
|
||||||
|
|
||||||
|
# Application block configuration
|
||||||
|
dict set params APP_ID "32'h12348001"
|
||||||
|
dict set params APP_ENABLE "1"
|
||||||
|
dict set params APP_CTRL_ENABLE "1"
|
||||||
|
dict set params APP_DMA_ENABLE "1"
|
||||||
|
dict set params APP_AXIS_DIRECT_ENABLE "1"
|
||||||
|
dict set params APP_AXIS_SYNC_ENABLE "1"
|
||||||
|
dict set params APP_AXIS_IF_ENABLE "1"
|
||||||
|
dict set params APP_STAT_ENABLE "1"
|
||||||
|
|
||||||
|
# DMA interface configuration
|
||||||
|
dict set params DMA_IMM_ENABLE "0"
|
||||||
|
dict set params DMA_IMM_WIDTH "32"
|
||||||
|
dict set params DMA_LEN_WIDTH "16"
|
||||||
|
dict set params DMA_TAG_WIDTH "16"
|
||||||
|
dict set params RAM_ADDR_WIDTH [expr int(ceil(log(max([dict get $params TX_RAM_SIZE], [dict get $params RX_RAM_SIZE]))/log(2)))]
|
||||||
|
dict set params RAM_PIPELINE "2"
|
||||||
|
|
||||||
|
# PCIe interface configuration
|
||||||
|
dict set params PCIE_TAG_COUNT "64"
|
||||||
|
dict set params PCIE_DMA_READ_OP_TABLE_SIZE [dict get $params PCIE_TAG_COUNT]
|
||||||
|
dict set params PCIE_DMA_READ_TX_LIMIT "16"
|
||||||
|
dict set params PCIE_DMA_READ_TX_FC_ENABLE "1"
|
||||||
|
dict set params PCIE_DMA_WRITE_OP_TABLE_SIZE "16"
|
||||||
|
dict set params PCIE_DMA_WRITE_TX_LIMIT "3"
|
||||||
|
dict set params PCIE_DMA_WRITE_TX_FC_ENABLE "1"
|
||||||
|
|
||||||
|
# AXI lite interface configuration (control)
|
||||||
|
dict set params AXIL_CTRL_DATA_WIDTH "32"
|
||||||
|
dict set params AXIL_CTRL_ADDR_WIDTH "24"
|
||||||
|
|
||||||
|
# AXI lite interface configuration (application control)
|
||||||
|
dict set params AXIL_APP_CTRL_DATA_WIDTH [dict get $params AXIL_CTRL_DATA_WIDTH]
|
||||||
|
dict set params AXIL_APP_CTRL_ADDR_WIDTH "24"
|
||||||
|
|
||||||
|
# Ethernet interface configuration
|
||||||
|
dict set params AXIS_ETH_TX_PIPELINE "0"
|
||||||
|
dict set params AXIS_ETH_TX_FIFO_PIPELINE "2"
|
||||||
|
dict set params AXIS_ETH_TX_TS_PIPELINE "0"
|
||||||
|
dict set params AXIS_ETH_RX_PIPELINE "0"
|
||||||
|
dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
|
||||||
|
|
||||||
|
# Statistics counter subsystem
|
||||||
|
dict set params STAT_ENABLE "1"
|
||||||
|
dict set params STAT_DMA_ENABLE "1"
|
||||||
|
dict set params STAT_PCIE_ENABLE "1"
|
||||||
|
dict set params STAT_INC_WIDTH "24"
|
||||||
|
dict set params STAT_ID_WIDTH "12"
|
||||||
|
|
||||||
|
# PCIe IP core settings
|
||||||
|
set pcie [get_ips pcie4_uscale_plus_0]
|
||||||
|
|
||||||
|
# PCIe IDs
|
||||||
|
set_property CONFIG.vendor_id [format "%04x" $pcie_vendor_id] $pcie
|
||||||
|
set_property CONFIG.PF0_DEVICE_ID [format "%04x" $pcie_device_id] $pcie
|
||||||
|
set_property CONFIG.PF0_CLASS_CODE [format "%06x" $pcie_class_code] $pcie
|
||||||
|
set_property CONFIG.PF0_REVISION_ID [format "%02x" $pcie_revision_id] $pcie
|
||||||
|
set_property CONFIG.PF0_SUBSYSTEM_VENDOR_ID [format "%04x" $pcie_subsystem_vendor_id] $pcie
|
||||||
|
set_property CONFIG.PF0_SUBSYSTEM_ID [format "%04x" $pcie_subsystem_device_id] $pcie
|
||||||
|
|
||||||
|
# Internal interface settings
|
||||||
|
dict set params AXIS_PCIE_DATA_WIDTH [regexp -all -inline -- {[0-9]+} [get_property CONFIG.axisten_if_width $pcie]]
|
||||||
|
dict set params AXIS_PCIE_KEEP_WIDTH [expr [dict get $params AXIS_PCIE_DATA_WIDTH]/32]
|
||||||
|
dict set params AXIS_PCIE_RC_USER_WIDTH [expr [dict get $params AXIS_PCIE_DATA_WIDTH] < 512 ? 75 : 161]
|
||||||
|
dict set params AXIS_PCIE_RQ_USER_WIDTH [expr [dict get $params AXIS_PCIE_DATA_WIDTH] < 512 ? 62 : 137]
|
||||||
|
dict set params AXIS_PCIE_CQ_USER_WIDTH [expr [dict get $params AXIS_PCIE_DATA_WIDTH] < 512 ? 85 : 183]
|
||||||
|
dict set params AXIS_PCIE_CC_USER_WIDTH [expr [dict get $params AXIS_PCIE_DATA_WIDTH] < 512 ? 33 : 81]
|
||||||
|
dict set params RQ_SEQ_NUM_WIDTH [expr [dict get $params AXIS_PCIE_RQ_USER_WIDTH] == 60 ? 4 : 6]
|
||||||
|
|
||||||
|
# configure BAR settings
|
||||||
|
proc configure_bar {pcie pf bar aperture} {
|
||||||
|
set size_list {Bytes Kilobytes Megabytes Gigabytes Terabytes Petabytes Exabytes}
|
||||||
|
for { set i 0 } { $i < [llength $size_list] } { incr i } {
|
||||||
|
set scale [lindex $size_list $i]
|
||||||
|
|
||||||
|
if {$aperture > 0 && $aperture < ($i+1)*10} {
|
||||||
|
set size [expr 1 << $aperture - ($i*10)]
|
||||||
|
|
||||||
|
puts "${pcie} PF${pf} BAR${bar}: aperture ${aperture} bits ($size $scale)"
|
||||||
|
|
||||||
|
set pcie_config [dict create]
|
||||||
|
|
||||||
|
dict set pcie_config "CONFIG.pf${pf}_bar${bar}_enabled" {true}
|
||||||
|
dict set pcie_config "CONFIG.pf${pf}_bar${bar}_type" {Memory}
|
||||||
|
dict set pcie_config "CONFIG.pf${pf}_bar${bar}_64bit" {true}
|
||||||
|
dict set pcie_config "CONFIG.pf${pf}_bar${bar}_prefetchable" {true}
|
||||||
|
dict set pcie_config "CONFIG.pf${pf}_bar${bar}_scale" $scale
|
||||||
|
dict set pcie_config "CONFIG.pf${pf}_bar${bar}_size" $size
|
||||||
|
|
||||||
|
set_property -dict $pcie_config $pcie
|
||||||
|
|
||||||
|
return
|
||||||
|
}
|
||||||
|
}
|
||||||
|
puts "${pcie} PF${pf} BAR${bar}: disabled"
|
||||||
|
set_property "CONFIG.pf${pf}_bar${bar}_enabled" {false} $pcie
|
||||||
|
}
|
||||||
|
|
||||||
|
# Control BAR (BAR 0)
|
||||||
|
configure_bar $pcie 0 0 [dict get $params AXIL_CTRL_ADDR_WIDTH]
|
||||||
|
|
||||||
|
# Application BAR (BAR 2)
|
||||||
|
configure_bar $pcie 0 2 [expr [dict get $params APP_ENABLE] ? [dict get $params AXIL_APP_CTRL_ADDR_WIDTH] : 0]
|
||||||
|
|
||||||
|
# apply parameters to top-level
|
||||||
|
set param_list {}
|
||||||
|
dict for {name value} $params {
|
||||||
|
lappend param_list $name=$value
|
||||||
|
}
|
||||||
|
|
||||||
|
# set_property generic $param_list [current_fileset]
|
||||||
|
set_property generic $param_list [get_filesets sources_1]
|
||||||
171
fpga/mqnic/fb2CG/fpga_100g/fpga_app_template/Makefile
Normal file
171
fpga/mqnic/fb2CG/fpga_100g/fpga_app_template/Makefile
Normal file
@ -0,0 +1,171 @@
|
|||||||
|
|
||||||
|
# FPGA settings
|
||||||
|
FPGA_PART = xcku15p-ffve1760-2-e
|
||||||
|
FPGA_TOP = fpga
|
||||||
|
FPGA_ARCH = kintexuplus
|
||||||
|
|
||||||
|
# Files for synthesis
|
||||||
|
SYN_FILES = rtl/fpga.v
|
||||||
|
SYN_FILES += rtl/fpga_core.v
|
||||||
|
SYN_FILES += rtl/bmc_spi.v
|
||||||
|
SYN_FILES += rtl/led_sreg_driver.v
|
||||||
|
SYN_FILES += rtl/sync_signal.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_core_pcie_us.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_core_pcie.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_core.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_interface.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_interface_tx.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_interface_rx.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_egress.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_ingress.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_l2_egress.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_l2_ingress.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_ptp.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_ptp_clock.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_ptp_perout.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_port_map_mac_axis.v
|
||||||
|
SYN_FILES += rtl/common/cpl_write.v
|
||||||
|
SYN_FILES += rtl/common/cpl_op_mux.v
|
||||||
|
SYN_FILES += rtl/common/desc_fetch.v
|
||||||
|
SYN_FILES += rtl/common/desc_op_mux.v
|
||||||
|
SYN_FILES += rtl/common/event_mux.v
|
||||||
|
SYN_FILES += rtl/common/queue_manager.v
|
||||||
|
SYN_FILES += rtl/common/cpl_queue_manager.v
|
||||||
|
SYN_FILES += rtl/common/tx_fifo.v
|
||||||
|
SYN_FILES += rtl/common/rx_fifo.v
|
||||||
|
SYN_FILES += rtl/common/tx_req_mux.v
|
||||||
|
SYN_FILES += rtl/common/tx_engine.v
|
||||||
|
SYN_FILES += rtl/common/rx_engine.v
|
||||||
|
SYN_FILES += rtl/common/tx_checksum.v
|
||||||
|
SYN_FILES += rtl/common/rx_hash.v
|
||||||
|
SYN_FILES += rtl/common/rx_checksum.v
|
||||||
|
SYN_FILES += rtl/common/stats_counter.v
|
||||||
|
SYN_FILES += rtl/common/stats_collect.v
|
||||||
|
SYN_FILES += rtl/common/stats_pcie_if.v
|
||||||
|
SYN_FILES += rtl/common/stats_pcie_tlp.v
|
||||||
|
SYN_FILES += rtl/common/stats_dma_if_pcie.v
|
||||||
|
SYN_FILES += rtl/common/stats_dma_latency.v
|
||||||
|
SYN_FILES += rtl/common/mqnic_tx_scheduler_block_rr.v
|
||||||
|
SYN_FILES += rtl/common/tx_scheduler_rr.v
|
||||||
|
SYN_FILES += rtl/common/cmac_pad.v
|
||||||
|
|
||||||
|
SYN_FILES += app/template/rtl/mqnic_app_block.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_ram.v
|
||||||
|
|
||||||
|
SYN_FILES += lib/eth/rtl/ptp_clock.v
|
||||||
|
SYN_FILES += lib/eth/rtl/ptp_clock_cdc.v
|
||||||
|
SYN_FILES += lib/eth/rtl/ptp_perout.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_interconnect.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_crossbar.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_crossbar_addr.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_crossbar_rd.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_crossbar_wr.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_reg_if.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_reg_if_rd.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_reg_if_wr.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_register_rd.v
|
||||||
|
SYN_FILES += lib/axi/rtl/axil_register_wr.v
|
||||||
|
SYN_FILES += lib/axi/rtl/arbiter.v
|
||||||
|
SYN_FILES += lib/axi/rtl/priority_encoder.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_adapter.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_arb_mux.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_async_fifo.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_async_fifo_adapter.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_demux.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_fifo.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_fifo_adapter.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_pipeline_fifo.v
|
||||||
|
SYN_FILES += lib/axis/rtl/axis_register.v
|
||||||
|
SYN_FILES += lib/axis/rtl/sync_reset.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_axil_master.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_tlp_demux.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_tlp_demux_bar.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_tlp_mux.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_pcie.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_pcie_rd.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_pcie_wr.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_mux.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_mux_rd.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_mux_wr.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_if_desc_mux.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_ram_demux_rd.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_ram_demux_wr.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_psdpram.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_client_axis_sink.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/dma_client_axis_source.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_if.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_if_rc.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_if_rq.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_if_cc.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_if_cq.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_cfg.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pcie_us_msi.v
|
||||||
|
SYN_FILES += lib/pcie/rtl/pulse_merge.v
|
||||||
|
|
||||||
|
# XDC files
|
||||||
|
XDC_FILES = fpga.xdc
|
||||||
|
XDC_FILES += placement.xdc
|
||||||
|
XDC_FILES += boot.xdc
|
||||||
|
XDC_FILES += led.tcl
|
||||||
|
XDC_FILES += lib/axis/syn/vivado/axis_async_fifo.tcl
|
||||||
|
XDC_FILES += lib/axis/syn/vivado/sync_reset.tcl
|
||||||
|
XDC_FILES += lib/eth/syn/vivado/ptp_clock_cdc.tcl
|
||||||
|
|
||||||
|
# IP
|
||||||
|
IP_TCL_FILES = ip/pcie4_uscale_plus_0.tcl
|
||||||
|
IP_TCL_FILES += ip/cmac_usplus_0.tcl
|
||||||
|
IP_TCL_FILES += ip/cmac_usplus_1.tcl
|
||||||
|
|
||||||
|
# Configuration
|
||||||
|
CONFIG_TCL_FILES = ./config.tcl
|
||||||
|
|
||||||
|
include ../common/vivado.mk
|
||||||
|
|
||||||
|
program: $(FPGA_TOP).bit
|
||||||
|
echo "open_hw" > program.tcl
|
||||||
|
echo "connect_hw_server" >> program.tcl
|
||||||
|
echo "open_hw_target" >> program.tcl
|
||||||
|
echo "current_hw_device [lindex [get_hw_devices] 0]" >> program.tcl
|
||||||
|
echo "refresh_hw_device -update_hw_probes false [current_hw_device]" >> program.tcl
|
||||||
|
echo "set_property PROGRAM.FILE {$(FPGA_TOP).bit} [current_hw_device]" >> program.tcl
|
||||||
|
echo "program_hw_devices [current_hw_device]" >> program.tcl
|
||||||
|
echo "exit" >> program.tcl
|
||||||
|
vivado -nojournal -nolog -mode batch -source program.tcl
|
||||||
|
|
||||||
|
%.mcs %.prm: %.bit
|
||||||
|
echo "write_cfgmem -force -format mcs -size 64 -interface SPIx4 -loadbit {up 0x0000000 $*.bit} -checksum -file $*.mcs" > generate_mcs.tcl
|
||||||
|
echo "exit" >> generate_mcs.tcl
|
||||||
|
vivado -nojournal -nolog -mode batch -source generate_mcs.tcl
|
||||||
|
mkdir -p rev
|
||||||
|
COUNT=100; \
|
||||||
|
while [ -e rev/$*_rev$$COUNT.bit ]; \
|
||||||
|
do COUNT=$$((COUNT+1)); done; \
|
||||||
|
COUNT=$$((COUNT-1)); \
|
||||||
|
for x in .mcs .prm; \
|
||||||
|
do cp $*$$x rev/$*_rev$$COUNT$$x; \
|
||||||
|
echo "Output: rev/$*_rev$$COUNT$$x"; done;
|
||||||
|
|
||||||
|
flash: $(FPGA_TOP).mcs $(FPGA_TOP).prm
|
||||||
|
echo "open_hw" > flash.tcl
|
||||||
|
echo "connect_hw_server" >> flash.tcl
|
||||||
|
echo "open_hw_target" >> flash.tcl
|
||||||
|
echo "current_hw_device [lindex [get_hw_devices] 0]" >> flash.tcl
|
||||||
|
echo "refresh_hw_device -update_hw_probes false [current_hw_device]" >> flash.tcl
|
||||||
|
echo "create_hw_cfgmem -hw_device [current_hw_device] [lindex [get_cfgmem_parts {mt25qu512-spi-x1_x2_x4}] 0]" >> flash.tcl
|
||||||
|
echo "current_hw_cfgmem -hw_device [current_hw_device] [get_property PROGRAM.HW_CFGMEM [current_hw_device]]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.FILES [list \"$(FPGA_TOP).mcs\"] [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.PRM_FILES [list \"$(FPGA_TOP).prm\"] [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.ERASE 1 [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.CFG_PROGRAM 1 [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.VERIFY 1 [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.CHECKSUM 0 [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.ADDRESS_RANGE {use_file} [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "create_hw_bitstream -hw_device [current_hw_device] [get_property PROGRAM.HW_CFGMEM_BITFILE [current_hw_device]]" >> flash.tcl
|
||||||
|
echo "program_hw_devices [current_hw_device]" >> flash.tcl
|
||||||
|
echo "refresh_hw_device [current_hw_device]" >> flash.tcl
|
||||||
|
echo "program_hw_cfgmem -hw_cfgmem [current_hw_cfgmem]" >> flash.tcl
|
||||||
|
echo "boot_hw_device [current_hw_device]" >> flash.tcl
|
||||||
|
echo "exit" >> flash.tcl
|
||||||
|
vivado -nojournal -nolog -mode batch -source flash.tcl
|
||||||
|
|
||||||
249
fpga/mqnic/fb2CG/fpga_100g/fpga_app_template/config.tcl
Normal file
249
fpga/mqnic/fb2CG/fpga_100g/fpga_app_template/config.tcl
Normal file
@ -0,0 +1,249 @@
|
|||||||
|
# Copyright 2021, The Regents of the University of California.
|
||||||
|
# All rights reserved.
|
||||||
|
#
|
||||||
|
# Redistribution and use in source and binary forms, with or without
|
||||||
|
# modification, are permitted provided that the following conditions are met:
|
||||||
|
#
|
||||||
|
# 1. Redistributions of source code must retain the above copyright notice,
|
||||||
|
# this list of conditions and the following disclaimer.
|
||||||
|
#
|
||||||
|
# 2. Redistributions in binary form must reproduce the above copyright notice,
|
||||||
|
# this list of conditions and the following disclaimer in the documentation
|
||||||
|
# and/or other materials provided with the distribution.
|
||||||
|
#
|
||||||
|
# THIS SOFTWARE IS PROVIDED BY THE REGENTS OF THE UNIVERSITY OF CALIFORNIA ''AS
|
||||||
|
# IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||||
|
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
||||||
|
# DISCLAIMED. IN NO EVENT SHALL THE REGENTS OF THE UNIVERSITY OF CALIFORNIA OR
|
||||||
|
# CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
||||||
|
# EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
|
||||||
|
# OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||||
|
# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||||
|
# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
|
||||||
|
# IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
|
||||||
|
# OF SUCH DAMAGE.
|
||||||
|
#
|
||||||
|
# The views and conclusions contained in the software and documentation are those
|
||||||
|
# of the authors and should not be interpreted as representing official policies,
|
||||||
|
# either expressed or implied, of The Regents of the University of California.
|
||||||
|
|
||||||
|
set params [dict create]
|
||||||
|
|
||||||
|
# collect build information
|
||||||
|
set build_date [clock seconds]
|
||||||
|
set git_hash 00000000
|
||||||
|
set git_tag ""
|
||||||
|
|
||||||
|
if { [catch {set git_hash [exec git rev-parse --short=8 HEAD]}] } {
|
||||||
|
puts "Error running git or project not under version control"
|
||||||
|
}
|
||||||
|
|
||||||
|
if { [catch {set git_tag [exec git describe --tags HEAD]}] } {
|
||||||
|
puts "Error running git, project not under version control, or no tag found"
|
||||||
|
}
|
||||||
|
|
||||||
|
puts "Build date: ${build_date}"
|
||||||
|
puts "Git hash: ${git_hash}"
|
||||||
|
puts "Git tag: ${git_tag}"
|
||||||
|
|
||||||
|
if { ! [regsub {^.*(\d+\.\d+\.\d+([\.-]\d+)?).*$} $git_tag {\1} tag_ver ] } {
|
||||||
|
puts "Failed to extract version from git tag"
|
||||||
|
set tag_ver 0.0.1
|
||||||
|
}
|
||||||
|
|
||||||
|
puts "Tag version: ${tag_ver}"
|
||||||
|
|
||||||
|
# FW and board IDs
|
||||||
|
set fpga_id [expr 0x4A56093]
|
||||||
|
set fw_id [expr 0x00000000]
|
||||||
|
set fw_ver $tag_ver
|
||||||
|
set board_vendor_id [expr 0x1c2c]
|
||||||
|
set board_device_id [expr 0xa00e]
|
||||||
|
set board_ver 1.0
|
||||||
|
set release_info [expr 0x00000000]
|
||||||
|
|
||||||
|
# PCIe IDs
|
||||||
|
set pcie_vendor_id [expr 0x1234]
|
||||||
|
set pcie_device_id [expr 0x1001]
|
||||||
|
set pcie_class_code [expr 0x020000]
|
||||||
|
set pcie_revision_id [expr 0x00]
|
||||||
|
set pcie_subsystem_vendor_id $board_vendor_id
|
||||||
|
set pcie_subsystem_device_id $board_device_id
|
||||||
|
|
||||||
|
# FW ID block
|
||||||
|
dict set params FPGA_ID [format "32'h%08x" $fpga_id]
|
||||||
|
dict set params FW_ID [format "32'h%08x" $fw_id]
|
||||||
|
dict set params FW_VER [format "32'h%02x%02x%02x%02x" {*}[split $fw_ver .-] 0 0 0 0]
|
||||||
|
dict set params BOARD_ID [format "32'h%04x%04x" $board_vendor_id $board_device_id]
|
||||||
|
dict set params BOARD_VER [format "32'h%02x%02x%02x%02x" {*}[split $board_ver .-] 0 0 0 0]
|
||||||
|
dict set params BUILD_DATE "32'd${build_date}"
|
||||||
|
dict set params GIT_HASH "32'h${git_hash}"
|
||||||
|
dict set params RELEASE_INFO [format "32'h%08x" $release_info]
|
||||||
|
|
||||||
|
# Structural configuration
|
||||||
|
dict set params IF_COUNT "2"
|
||||||
|
dict set params PORTS_PER_IF "1"
|
||||||
|
dict set params SCHED_PER_IF [dict get $params PORTS_PER_IF]
|
||||||
|
dict set params PORT_MASK "0"
|
||||||
|
|
||||||
|
# PTP configuration
|
||||||
|
dict set params PTP_CLOCK_PIPELINE "0"
|
||||||
|
dict set params PTP_PORT_CDC_PIPELINE "0"
|
||||||
|
dict set params PTP_PEROUT_ENABLE "1"
|
||||||
|
dict set params PTP_PEROUT_COUNT "1"
|
||||||
|
|
||||||
|
# Queue manager configuration (interface)
|
||||||
|
dict set params EVENT_QUEUE_OP_TABLE_SIZE "32"
|
||||||
|
dict set params TX_QUEUE_OP_TABLE_SIZE "32"
|
||||||
|
dict set params RX_QUEUE_OP_TABLE_SIZE "32"
|
||||||
|
dict set params TX_CPL_QUEUE_OP_TABLE_SIZE [dict get $params TX_QUEUE_OP_TABLE_SIZE]
|
||||||
|
dict set params RX_CPL_QUEUE_OP_TABLE_SIZE [dict get $params RX_QUEUE_OP_TABLE_SIZE]
|
||||||
|
dict set params EVENT_QUEUE_INDEX_WIDTH "5"
|
||||||
|
dict set params TX_QUEUE_INDEX_WIDTH "13"
|
||||||
|
dict set params RX_QUEUE_INDEX_WIDTH "8"
|
||||||
|
dict set params TX_CPL_QUEUE_INDEX_WIDTH [dict get $params TX_QUEUE_INDEX_WIDTH]
|
||||||
|
dict set params RX_CPL_QUEUE_INDEX_WIDTH [dict get $params RX_QUEUE_INDEX_WIDTH]
|
||||||
|
dict set params EVENT_QUEUE_PIPELINE "3"
|
||||||
|
dict set params TX_QUEUE_PIPELINE [expr 3+([dict get $params TX_QUEUE_INDEX_WIDTH] > 12 ? [dict get $params TX_QUEUE_INDEX_WIDTH]-12 : 0)]
|
||||||
|
dict set params RX_QUEUE_PIPELINE [expr 3+([dict get $params RX_QUEUE_INDEX_WIDTH] > 12 ? [dict get $params RX_QUEUE_INDEX_WIDTH]-12 : 0)]
|
||||||
|
dict set params TX_CPL_QUEUE_PIPELINE [dict get $params TX_QUEUE_PIPELINE]
|
||||||
|
dict set params RX_CPL_QUEUE_PIPELINE [dict get $params RX_QUEUE_PIPELINE]
|
||||||
|
|
||||||
|
# TX and RX engine configuration (port)
|
||||||
|
dict set params TX_DESC_TABLE_SIZE "32"
|
||||||
|
dict set params RX_DESC_TABLE_SIZE "32"
|
||||||
|
|
||||||
|
# Scheduler configuration (port)
|
||||||
|
dict set params TX_SCHEDULER_OP_TABLE_SIZE [dict get $params TX_DESC_TABLE_SIZE]
|
||||||
|
dict set params TX_SCHEDULER_PIPELINE [dict get $params TX_QUEUE_PIPELINE]
|
||||||
|
dict set params TDMA_INDEX_WIDTH "6"
|
||||||
|
|
||||||
|
# Timestamping configuration (port)
|
||||||
|
dict set params PTP_TS_ENABLE "1"
|
||||||
|
dict set params TX_PTP_TS_FIFO_DEPTH "32"
|
||||||
|
dict set params RX_PTP_TS_FIFO_DEPTH "32"
|
||||||
|
|
||||||
|
# Interface configuration (port)
|
||||||
|
dict set params TX_CHECKSUM_ENABLE "1"
|
||||||
|
dict set params RX_RSS_ENABLE "1"
|
||||||
|
dict set params RX_HASH_ENABLE "1"
|
||||||
|
dict set params RX_CHECKSUM_ENABLE "1"
|
||||||
|
dict set params TX_FIFO_DEPTH "32768"
|
||||||
|
dict set params RX_FIFO_DEPTH "131072"
|
||||||
|
dict set params MAX_TX_SIZE "9214"
|
||||||
|
dict set params MAX_RX_SIZE "9214"
|
||||||
|
dict set params TX_RAM_SIZE "131072"
|
||||||
|
dict set params RX_RAM_SIZE "131072"
|
||||||
|
|
||||||
|
# Application block configuration
|
||||||
|
dict set params APP_ID "32'h12340001"
|
||||||
|
dict set params APP_ENABLE "1"
|
||||||
|
dict set params APP_CTRL_ENABLE "1"
|
||||||
|
dict set params APP_DMA_ENABLE "1"
|
||||||
|
dict set params APP_AXIS_DIRECT_ENABLE "1"
|
||||||
|
dict set params APP_AXIS_SYNC_ENABLE "1"
|
||||||
|
dict set params APP_AXIS_IF_ENABLE "1"
|
||||||
|
dict set params APP_STAT_ENABLE "1"
|
||||||
|
|
||||||
|
# DMA interface configuration
|
||||||
|
dict set params DMA_IMM_ENABLE "0"
|
||||||
|
dict set params DMA_IMM_WIDTH "32"
|
||||||
|
dict set params DMA_LEN_WIDTH "16"
|
||||||
|
dict set params DMA_TAG_WIDTH "16"
|
||||||
|
dict set params RAM_ADDR_WIDTH [expr int(ceil(log(max([dict get $params TX_RAM_SIZE], [dict get $params RX_RAM_SIZE]))/log(2)))]
|
||||||
|
dict set params RAM_PIPELINE "2"
|
||||||
|
|
||||||
|
# PCIe interface configuration
|
||||||
|
dict set params PCIE_TAG_COUNT "64"
|
||||||
|
dict set params PCIE_DMA_READ_OP_TABLE_SIZE [dict get $params PCIE_TAG_COUNT]
|
||||||
|
dict set params PCIE_DMA_READ_TX_LIMIT "16"
|
||||||
|
dict set params PCIE_DMA_READ_TX_FC_ENABLE "1"
|
||||||
|
dict set params PCIE_DMA_WRITE_OP_TABLE_SIZE "16"
|
||||||
|
dict set params PCIE_DMA_WRITE_TX_LIMIT "3"
|
||||||
|
dict set params PCIE_DMA_WRITE_TX_FC_ENABLE "1"
|
||||||
|
|
||||||
|
# AXI lite interface configuration (control)
|
||||||
|
dict set params AXIL_CTRL_DATA_WIDTH "32"
|
||||||
|
dict set params AXIL_CTRL_ADDR_WIDTH "24"
|
||||||
|
|
||||||
|
# AXI lite interface configuration (application control)
|
||||||
|
dict set params AXIL_APP_CTRL_DATA_WIDTH [dict get $params AXIL_CTRL_DATA_WIDTH]
|
||||||
|
dict set params AXIL_APP_CTRL_ADDR_WIDTH "24"
|
||||||
|
|
||||||
|
# Ethernet interface configuration
|
||||||
|
dict set params AXIS_ETH_TX_PIPELINE "0"
|
||||||
|
dict set params AXIS_ETH_TX_FIFO_PIPELINE "2"
|
||||||
|
dict set params AXIS_ETH_TX_TS_PIPELINE "0"
|
||||||
|
dict set params AXIS_ETH_RX_PIPELINE "0"
|
||||||
|
dict set params AXIS_ETH_RX_FIFO_PIPELINE "2"
|
||||||
|
|
||||||
|
# Statistics counter subsystem
|
||||||
|
dict set params STAT_ENABLE "1"
|
||||||
|
dict set params STAT_DMA_ENABLE "1"
|
||||||
|
dict set params STAT_PCIE_ENABLE "1"
|
||||||
|
dict set params STAT_INC_WIDTH "24"
|
||||||
|
dict set params STAT_ID_WIDTH "12"
|
||||||
|
|
||||||
|
# PCIe IP core settings
|
||||||
|
set pcie [get_ips pcie4_uscale_plus_0]
|
||||||
|
|
||||||
|
# PCIe IDs
|
||||||
|
set_property CONFIG.vendor_id [format "%04x" $pcie_vendor_id] $pcie
|
||||||
|
set_property CONFIG.PF0_DEVICE_ID [format "%04x" $pcie_device_id] $pcie
|
||||||
|
set_property CONFIG.PF0_CLASS_CODE [format "%06x" $pcie_class_code] $pcie
|
||||||
|
set_property CONFIG.PF0_REVISION_ID [format "%02x" $pcie_revision_id] $pcie
|
||||||
|
set_property CONFIG.PF0_SUBSYSTEM_VENDOR_ID [format "%04x" $pcie_subsystem_vendor_id] $pcie
|
||||||
|
set_property CONFIG.PF0_SUBSYSTEM_ID [format "%04x" $pcie_subsystem_device_id] $pcie
|
||||||
|
|
||||||
|
# Internal interface settings
|
||||||
|
dict set params AXIS_PCIE_DATA_WIDTH [regexp -all -inline -- {[0-9]+} [get_property CONFIG.axisten_if_width $pcie]]
|
||||||
|
dict set params AXIS_PCIE_KEEP_WIDTH [expr [dict get $params AXIS_PCIE_DATA_WIDTH]/32]
|
||||||
|
dict set params AXIS_PCIE_RC_USER_WIDTH [expr [dict get $params AXIS_PCIE_DATA_WIDTH] < 512 ? 75 : 161]
|
||||||
|
dict set params AXIS_PCIE_RQ_USER_WIDTH [expr [dict get $params AXIS_PCIE_DATA_WIDTH] < 512 ? 62 : 137]
|
||||||
|
dict set params AXIS_PCIE_CQ_USER_WIDTH [expr [dict get $params AXIS_PCIE_DATA_WIDTH] < 512 ? 85 : 183]
|
||||||
|
dict set params AXIS_PCIE_CC_USER_WIDTH [expr [dict get $params AXIS_PCIE_DATA_WIDTH] < 512 ? 33 : 81]
|
||||||
|
dict set params RQ_SEQ_NUM_WIDTH [expr [dict get $params AXIS_PCIE_RQ_USER_WIDTH] == 60 ? 4 : 6]
|
||||||
|
|
||||||
|
# configure BAR settings
|
||||||
|
proc configure_bar {pcie pf bar aperture} {
|
||||||
|
set size_list {Bytes Kilobytes Megabytes Gigabytes Terabytes Petabytes Exabytes}
|
||||||
|
for { set i 0 } { $i < [llength $size_list] } { incr i } {
|
||||||
|
set scale [lindex $size_list $i]
|
||||||
|
|
||||||
|
if {$aperture > 0 && $aperture < ($i+1)*10} {
|
||||||
|
set size [expr 1 << $aperture - ($i*10)]
|
||||||
|
|
||||||
|
puts "${pcie} PF${pf} BAR${bar}: aperture ${aperture} bits ($size $scale)"
|
||||||
|
|
||||||
|
set pcie_config [dict create]
|
||||||
|
|
||||||
|
dict set pcie_config "CONFIG.pf${pf}_bar${bar}_enabled" {true}
|
||||||
|
dict set pcie_config "CONFIG.pf${pf}_bar${bar}_type" {Memory}
|
||||||
|
dict set pcie_config "CONFIG.pf${pf}_bar${bar}_64bit" {true}
|
||||||
|
dict set pcie_config "CONFIG.pf${pf}_bar${bar}_prefetchable" {true}
|
||||||
|
dict set pcie_config "CONFIG.pf${pf}_bar${bar}_scale" $scale
|
||||||
|
dict set pcie_config "CONFIG.pf${pf}_bar${bar}_size" $size
|
||||||
|
|
||||||
|
set_property -dict $pcie_config $pcie
|
||||||
|
|
||||||
|
return
|
||||||
|
}
|
||||||
|
}
|
||||||
|
puts "${pcie} PF${pf} BAR${bar}: disabled"
|
||||||
|
set_property "CONFIG.pf${pf}_bar${bar}_enabled" {false} $pcie
|
||||||
|
}
|
||||||
|
|
||||||
|
# Control BAR (BAR 0)
|
||||||
|
configure_bar $pcie 0 0 [dict get $params AXIL_CTRL_ADDR_WIDTH]
|
||||||
|
|
||||||
|
# Application BAR (BAR 2)
|
||||||
|
configure_bar $pcie 0 2 [expr [dict get $params APP_ENABLE] ? [dict get $params AXIL_APP_CTRL_ADDR_WIDTH] : 0]
|
||||||
|
|
||||||
|
# apply parameters to top-level
|
||||||
|
set param_list {}
|
||||||
|
dict for {name value} $params {
|
||||||
|
lappend param_list $name=$value
|
||||||
|
}
|
||||||
|
|
||||||
|
# set_property generic $param_list [current_fileset]
|
||||||
|
set_property generic $param_list [get_filesets sources_1]
|
||||||
Loading…
x
Reference in New Issue
Block a user