FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Add PROGDIV_RATE register value defines

Browse Source
This commit is contained in:
Alex Forencich 2022-03-02 17:26:02 -08:00
parent 1378444d0c
commit c799db69b4
3 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
include/gt/gthe4_regs.h
View File

@ -2331,10 +2331,14 @@ either expressed or implied, of The Regents of the University of California.
#define GTHE4_CH_RX_PROGDIV_RATE_MSB 15
#define GTHE4_CH_RX_PROGDIV_RATE_LSB 0
#define GTHE4_CH_RX_PROGDIV_RATE_MASK BIT_MASK(GTHE4_CH_RX_PROGDIV_RATE_MSB, GTHE4_CH_RX_PROGDIV_RATE_LSB)
#define GTHE4_CH_RX_PROGDIV_RATE_HALF 0
#define GTHE4_CH_RX_PROGDIV_RATE_FULL 1
#define GTHE4_CH_TX_PROGDIV_RATE_ADDR 0x0105
#define GTHE4_CH_TX_PROGDIV_RATE_MSB 15
#define GTHE4_CH_TX_PROGDIV_RATE_LSB 0
#define GTHE4_CH_TX_PROGDIV_RATE_MASK BIT_MASK(GTHE4_CH_TX_PROGDIV_RATE_MSB, GTHE4_CH_TX_PROGDIV_RATE_LSB)
#define GTHE4_CH_TX_PROGDIV_RATE_HALF 0
#define GTHE4_CH_TX_PROGDIV_RATE_FULL 1
#define GTHE4_CH_TX_DCC_LOOP_RST_CFG_ADDR 0x0106
#define GTHE4_CH_TX_DCC_LOOP_RST_CFG_MSB 15
#define GTHE4_CH_TX_DCC_LOOP_RST_CFG_LSB 0

4
include/gt/gtye3_regs.h
View File

@ -2245,6 +2245,8 @@ either expressed or implied, of The Regents of the University of California.
#define GTYE3_CH_RX_PROGDIV_RATE_MSB 15
#define GTYE3_CH_RX_PROGDIV_RATE_LSB 0
#define GTYE3_CH_RX_PROGDIV_RATE_MASK BIT_MASK(GTYE3_CH_RX_PROGDIV_RATE_MSB, GTYE3_CH_RX_PROGDIV_RATE_LSB)
#define GTYE3_CH_RX_PROGDIV_RATE_HALF 0
#define GTYE3_CH_RX_PROGDIV_RATE_FULL 1
#define GTYE3_CH_TXPI_RSV0_ADDR 0x0104
#define GTYE3_CH_TXPI_RSV0_MSB 15
#define GTYE3_CH_TXPI_RSV0_LSB 0
@ -2253,6 +2255,8 @@ either expressed or implied, of The Regents of the University of California.
#define GTYE3_CH_TX_PROGDIV_RATE_MSB 15
#define GTYE3_CH_TX_PROGDIV_RATE_LSB 0
#define GTYE3_CH_TX_PROGDIV_RATE_MASK BIT_MASK(GTYE3_CH_TX_PROGDIV_RATE_MSB, GTYE3_CH_TX_PROGDIV_RATE_LSB)
#define GTYE3_CH_TX_PROGDIV_RATE_HALF 0
#define GTYE3_CH_TX_PROGDIV_RATE_FULL 1
#define GTYE3_CH_LOOP0_CFG_ADDR 0x0106
#define GTYE3_CH_LOOP0_CFG_MSB 15
#define GTYE3_CH_LOOP0_CFG_LSB 0

4
include/gt/gtye4_regs.h
View File

@ -2299,6 +2299,8 @@ either expressed or implied, of The Regents of the University of California.
#define GTYE4_CH_RX_PROGDIV_RATE_MSB 15
#define GTYE4_CH_RX_PROGDIV_RATE_LSB 0
#define GTYE4_CH_RX_PROGDIV_RATE_MASK BIT_MASK(GTYE4_CH_RX_PROGDIV_RATE_MSB, GTYE4_CH_RX_PROGDIV_RATE_LSB)
#define GTYE4_CH_RX_PROGDIV_RATE_HALF 0
#define GTYE4_CH_RX_PROGDIV_RATE_FULL 1
#define GTYE4_CH_RXDFE_HF_CFG1_ADDR 0x0104
#define GTYE4_CH_RXDFE_HF_CFG1_MSB 15
#define GTYE4_CH_RXDFE_HF_CFG1_LSB 0
@ -2307,6 +2309,8 @@ either expressed or implied, of The Regents of the University of California.
#define GTYE4_CH_TX_PROGDIV_RATE_MSB 15
#define GTYE4_CH_TX_PROGDIV_RATE_LSB 0
#define GTYE4_CH_TX_PROGDIV_RATE_MASK BIT_MASK(GTYE4_CH_TX_PROGDIV_RATE_MSB, GTYE4_CH_TX_PROGDIV_RATE_LSB)
#define GTYE4_CH_TX_PROGDIV_RATE_HALF 0
#define GTYE4_CH_TX_PROGDIV_RATE_FULL 1
#define GTYE4_CH_TX_DCC_LOOP_RST_CFG_ADDR 0x0106
#define GTYE4_CH_TX_DCC_LOOP_RST_CFG_MSB 15
#define GTYE4_CH_TX_DCC_LOOP_RST_CFG_LSB 0