Rename example designs

Browse Source

...

This commit is contained in:

Alex Forencich 2019-10-30 16:48:58 -07:00

parent c43a3eb41a

commit c9193109d1

68 changed files with 0 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0

example/ADM_PCIE_9V3/fpga_x8/Makefile → example/ADM_PCIE_9V3/fpga_axi_x8/Makefile

0

example/ADM_PCIE_9V3/fpga_x8/README.md → example/ADM_PCIE_9V3/fpga_axi_x8/README.md

0

example/ADM_PCIE_9V3/fpga_x8/common/vivado.mk → example/ADM_PCIE_9V3/fpga_axi_x8/common/vivado.mk

0

example/ADM_PCIE_9V3/fpga_x8/driver/Makefile → example/ADM_PCIE_9V3/fpga_axi_x8/driver/Makefile

0

example/ADM_PCIE_9V3/fpga_x8/driver/example_driver.c → example/ADM_PCIE_9V3/fpga_axi_x8/driver/example_driver.c

0

example/ADM_PCIE_9V3/fpga_x8/driver/example_driver.h → example/ADM_PCIE_9V3/fpga_axi_x8/driver/example_driver.h

0

example/ADM_PCIE_9V3/fpga_x8/fpga.xdc → example/ADM_PCIE_9V3/fpga_axi_x8/fpga.xdc

0

example/ADM_PCIE_9V3/fpga_x8/fpga/Makefile → example/ADM_PCIE_9V3/fpga_axi_x8/fpga/Makefile

0

example/ADM_PCIE_9V3/fpga_x8/ip/pcie4_uscale_plus_0.xci → example/ADM_PCIE_9V3/fpga_axi_x8/ip/pcie4_uscale_plus_0.xci

0

example/ADM_PCIE_9V3/fpga_x8/lib/pcie → example/ADM_PCIE_9V3/fpga_axi_x8/lib/pcie

0

example/ADM_PCIE_9V3/fpga_x8/rtl/axi_ram.v → example/ADM_PCIE_9V3/fpga_axi_x8/rtl/axi_ram.v

0

example/ADM_PCIE_9V3/fpga_x8/rtl/axis_register.v → example/ADM_PCIE_9V3/fpga_axi_x8/rtl/axis_register.v

0

example/ADM_PCIE_9V3/fpga_x8/rtl/debounce_switch.v → example/ADM_PCIE_9V3/fpga_axi_x8/rtl/debounce_switch.v

0

example/ADM_PCIE_9V3/fpga_x8/rtl/fpga.v → example/ADM_PCIE_9V3/fpga_axi_x8/rtl/fpga.v

0

example/ADM_PCIE_9V3/fpga_x8/rtl/fpga_core.v → example/ADM_PCIE_9V3/fpga_axi_x8/rtl/fpga_core.v

0

example/ADM_PCIE_9V3/fpga_x8/rtl/sync_reset.v → example/ADM_PCIE_9V3/fpga_axi_x8/rtl/sync_reset.v

0

example/ADM_PCIE_9V3/fpga_x8/rtl/sync_signal.v → example/ADM_PCIE_9V3/fpga_axi_x8/rtl/sync_signal.v

0

example/ADM_PCIE_9V3/fpga_x8/tb/axis_ep.py → example/ADM_PCIE_9V3/fpga_axi_x8/tb/axis_ep.py

0

example/ADM_PCIE_9V3/fpga_x8/tb/pcie.py → example/ADM_PCIE_9V3/fpga_axi_x8/tb/pcie.py

0

example/ADM_PCIE_9V3/fpga_x8/tb/pcie_us.py → example/ADM_PCIE_9V3/fpga_axi_x8/tb/pcie_us.py

0

example/ADM_PCIE_9V3/fpga_x8/tb/pcie_usp.py → example/ADM_PCIE_9V3/fpga_axi_x8/tb/pcie_usp.py

0

example/ADM_PCIE_9V3/fpga_x8/tb/test_fpga_core.py → example/ADM_PCIE_9V3/fpga_axi_x8/tb/test_fpga_core.py

0

example/ADM_PCIE_9V3/fpga_x8/tb/test_fpga_core.v → example/ADM_PCIE_9V3/fpga_axi_x8/tb/test_fpga_core.v

0

example/ExaNIC_X10/fpga/Makefile → example/ExaNIC_X10/fpga_axi/Makefile

0

example/ExaNIC_X10/fpga/README.md → example/ExaNIC_X10/fpga_axi/README.md

0

example/ExaNIC_X10/fpga/common/vivado.mk → example/ExaNIC_X10/fpga_axi/common/vivado.mk

0

example/ExaNIC_X10/fpga/driver/Makefile → example/ExaNIC_X10/fpga_axi/driver/Makefile

0

example/ExaNIC_X10/fpga/driver/example_driver.c → example/ExaNIC_X10/fpga_axi/driver/example_driver.c

0

example/ExaNIC_X10/fpga/driver/example_driver.h → example/ExaNIC_X10/fpga_axi/driver/example_driver.h

0

example/ExaNIC_X10/fpga/fpga.xdc → example/ExaNIC_X10/fpga_axi/fpga.xdc

0

example/ExaNIC_X10/fpga/fpga/Makefile → example/ExaNIC_X10/fpga_axi/fpga/Makefile

0

example/ExaNIC_X10/fpga/ip/pcie3_ultrascale_0.xci → example/ExaNIC_X10/fpga_axi/ip/pcie3_ultrascale_0.xci

0

example/ExaNIC_X10/fpga/lib/pcie → example/ExaNIC_X10/fpga_axi/lib/pcie

0

example/ExaNIC_X10/fpga/rtl/axi_ram.v → example/ExaNIC_X10/fpga_axi/rtl/axi_ram.v

0

example/ExaNIC_X10/fpga/rtl/axis_register.v → example/ExaNIC_X10/fpga_axi/rtl/axis_register.v

0

example/ExaNIC_X10/fpga/rtl/debounce_switch.v → example/ExaNIC_X10/fpga_axi/rtl/debounce_switch.v

0

example/ExaNIC_X10/fpga/rtl/fpga.v → example/ExaNIC_X10/fpga_axi/rtl/fpga.v

0

example/ExaNIC_X10/fpga/rtl/fpga_core.v → example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v

0

example/ExaNIC_X10/fpga/rtl/sync_reset.v → example/ExaNIC_X10/fpga_axi/rtl/sync_reset.v

0

example/ExaNIC_X10/fpga/rtl/sync_signal.v → example/ExaNIC_X10/fpga_axi/rtl/sync_signal.v

0

example/ExaNIC_X10/fpga/tb/axis_ep.py → example/ExaNIC_X10/fpga_axi/tb/axis_ep.py

0

example/ExaNIC_X10/fpga/tb/pcie.py → example/ExaNIC_X10/fpga_axi/tb/pcie.py

0

example/ExaNIC_X10/fpga/tb/pcie_us.py → example/ExaNIC_X10/fpga_axi/tb/pcie_us.py

0

example/ExaNIC_X10/fpga/tb/test_fpga_core.py → example/ExaNIC_X10/fpga_axi/tb/test_fpga_core.py

0

example/ExaNIC_X10/fpga/tb/test_fpga_core.v → example/ExaNIC_X10/fpga_axi/tb/test_fpga_core.v

0

example/VCU118/fpga_x8/Makefile → example/VCU118/fpga_axi_x8/Makefile

0

example/VCU118/fpga_x8/README.md → example/VCU118/fpga_axi_x8/README.md

0

example/VCU118/fpga_x8/common/vivado.mk → example/VCU118/fpga_axi_x8/common/vivado.mk

0

example/VCU118/fpga_x8/driver/Makefile → example/VCU118/fpga_axi_x8/driver/Makefile

0

example/VCU118/fpga_x8/driver/example_driver.c → example/VCU118/fpga_axi_x8/driver/example_driver.c

0

example/VCU118/fpga_x8/driver/example_driver.h → example/VCU118/fpga_axi_x8/driver/example_driver.h

0

example/VCU118/fpga_x8/fpga.xdc → example/VCU118/fpga_axi_x8/fpga.xdc

0

example/VCU118/fpga_x8/fpga/Makefile → example/VCU118/fpga_axi_x8/fpga/Makefile

0

example/VCU118/fpga_x8/ip/pcie4_uscale_plus_0.xci → example/VCU118/fpga_axi_x8/ip/pcie4_uscale_plus_0.xci

0

example/VCU118/fpga_x8/lib/pcie → example/VCU118/fpga_axi_x8/lib/pcie

0

example/VCU118/fpga_x8/rtl/axi_ram.v → example/VCU118/fpga_axi_x8/rtl/axi_ram.v

0

example/VCU118/fpga_x8/rtl/axis_register.v → example/VCU118/fpga_axi_x8/rtl/axis_register.v

0

example/VCU118/fpga_x8/rtl/debounce_switch.v → example/VCU118/fpga_axi_x8/rtl/debounce_switch.v

0

example/VCU118/fpga_x8/rtl/fpga.v → example/VCU118/fpga_axi_x8/rtl/fpga.v

0

example/VCU118/fpga_x8/rtl/fpga_core.v → example/VCU118/fpga_axi_x8/rtl/fpga_core.v

0

example/VCU118/fpga_x8/rtl/sync_reset.v → example/VCU118/fpga_axi_x8/rtl/sync_reset.v

0

example/VCU118/fpga_x8/rtl/sync_signal.v → example/VCU118/fpga_axi_x8/rtl/sync_signal.v

0

example/VCU118/fpga_x8/tb/axis_ep.py → example/VCU118/fpga_axi_x8/tb/axis_ep.py

0

example/VCU118/fpga_x8/tb/pcie.py → example/VCU118/fpga_axi_x8/tb/pcie.py

0

example/VCU118/fpga_x8/tb/pcie_us.py → example/VCU118/fpga_axi_x8/tb/pcie_us.py

0

example/VCU118/fpga_x8/tb/pcie_usp.py → example/VCU118/fpga_axi_x8/tb/pcie_usp.py

0

example/VCU118/fpga_x8/tb/test_fpga_core.py → example/VCU118/fpga_axi_x8/tb/test_fpga_core.py

0

example/VCU118/fpga_x8/tb/test_fpga_core.v → example/VCU118/fpga_axi_x8/tb/test_fpga_core.v