FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity

merged changes in eth

Browse Source
This commit is contained in:
Alex Forencich 2023-05-21 14:53:37 -07:00
commit cde909061c
3 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
fpga/lib/eth/rtl/eth_mac_phy_10g.v
View File

@ -91,6 +91,7 @@ module eth_mac_phy_10g #
input wire [DATA_WIDTH-1:0] serdes_rx_data, input wire [DATA_WIDTH-1:0] serdes_rx_data,
input wire [HDR_WIDTH-1:0] serdes_rx_hdr, input wire [HDR_WIDTH-1:0] serdes_rx_hdr,
output wire serdes_rx_bitslip, output wire serdes_rx_bitslip,
output wire serdes_rx_reset_req,
/* /*
* PTP * PTP
@ -151,6 +152,7 @@ eth_mac_phy_10g_rx_inst (
.serdes_rx_data(serdes_rx_data), .serdes_rx_data(serdes_rx_data),
.serdes_rx_hdr(serdes_rx_hdr), .serdes_rx_hdr(serdes_rx_hdr),
.serdes_rx_bitslip(serdes_rx_bitslip), .serdes_rx_bitslip(serdes_rx_bitslip),
.serdes_rx_reset_req(serdes_rx_reset_req),
.ptp_ts(rx_ptp_ts), .ptp_ts(rx_ptp_ts),
.rx_start_packet(rx_start_packet), .rx_start_packet(rx_start_packet),
.rx_error_count(rx_error_count), .rx_error_count(rx_error_count),

2
fpga/lib/eth/rtl/eth_mac_phy_10g_fifo.v
View File

@ -118,6 +118,7 @@ module eth_mac_phy_10g_fifo #
input wire [DATA_WIDTH-1:0] serdes_rx_data, input wire [DATA_WIDTH-1:0] serdes_rx_data,
input wire [HDR_WIDTH-1:0] serdes_rx_hdr, input wire [HDR_WIDTH-1:0] serdes_rx_hdr,
output wire serdes_rx_bitslip, output wire serdes_rx_bitslip,
output wire serdes_rx_reset_req,
/* /*
* Status * Status
@ -406,6 +407,7 @@ eth_mac_phy_10g_inst (
.serdes_rx_data(serdes_rx_data), .serdes_rx_data(serdes_rx_data),
.serdes_rx_hdr(serdes_rx_hdr), .serdes_rx_hdr(serdes_rx_hdr),
.serdes_rx_bitslip(serdes_rx_bitslip), .serdes_rx_bitslip(serdes_rx_bitslip),
.serdes_rx_reset_req(serdes_rx_reset_req),
.tx_ptp_ts(tx_ptp_ts_96), .tx_ptp_ts(tx_ptp_ts_96),
.rx_ptp_ts(rx_ptp_ts_96), .rx_ptp_ts(rx_ptp_ts_96),

2
fpga/lib/eth/rtl/eth_mac_phy_10g_rx.v
View File

@ -68,6 +68,7 @@ module eth_mac_phy_10g_rx #
input wire [DATA_WIDTH-1:0] serdes_rx_data, input wire [DATA_WIDTH-1:0] serdes_rx_data,
input wire [HDR_WIDTH-1:0] serdes_rx_hdr, input wire [HDR_WIDTH-1:0] serdes_rx_hdr,
output wire serdes_rx_bitslip, output wire serdes_rx_bitslip,
output wire serdes_rx_reset_req,
/* /*
* PTP * PTP
@ -132,6 +133,7 @@ eth_phy_10g_rx_if_inst (
.serdes_rx_data(serdes_rx_data), .serdes_rx_data(serdes_rx_data),
.serdes_rx_hdr(serdes_rx_hdr), .serdes_rx_hdr(serdes_rx_hdr),
.serdes_rx_bitslip(serdes_rx_bitslip), .serdes_rx_bitslip(serdes_rx_bitslip),
.serdes_rx_reset_req(serdes_rx_reset_req),
.rx_error_count(rx_error_count), .rx_error_count(rx_error_count),
.rx_block_lock(rx_block_lock), .rx_block_lock(rx_block_lock),
.rx_high_ber(rx_high_ber), .rx_high_ber(rx_high_ber),