FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Use absolute path to test directory

Browse Source
This commit is contained in:
Alex Forencich 2020-12-28 18:52:47 -08:00
parent 9ab1fb44b1
commit db58c836f6
18 changed files with 18 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tb/axi_adapter/test_axi_adapter.py
View File

@ -204,7 +204,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axi_axil_adapter/test_axi_axil_adapter.py
View File

@ -204,7 +204,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axi_cdma/test_axi_cdma.py
View File

@ -150,7 +150,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axi_crossbar/test_axi_crossbar.py
View File

@ -226,7 +226,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axi_dma/test_axi_dma.py
View File

@ -222,7 +222,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axi_dma_rd/test_axi_dma_rd.py
View File

@ -152,7 +152,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axi_dma_wr/test_axi_dma_wr.py
View File

@ -160,7 +160,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axi_dp_ram/test_axi_dp_ram.py
View File

@ -242,7 +242,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axi_fifo/test_axi_fifo.py
View File

@ -205,7 +205,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axi_interconnect/test_axi_interconnect.py
View File

@ -220,7 +220,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axi_ram/test_axi_ram.py
View File

@ -196,7 +196,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axi_register/test_axi_register.py
View File

@ -204,7 +204,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axil_adapter/test_axil_adapter.py
View File

@ -191,7 +191,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axil_cdc/test_axil_cdc.py
View File

@ -196,7 +196,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axil_dp_ram/test_axil_dp_ram.py
View File

@ -227,7 +227,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axil_interconnect/test_axil_interconnect.py
View File

@ -208,7 +208,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axil_ram/test_axil_ram.py
View File

@ -183,7 +183,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))

2
tb/axil_register/test_axil_register.py
View File

@ -191,7 +191,7 @@ if cocotb.SIM_NAME:
# cocotb-test
tests_dir = os.path.dirname(__file__)
tests_dir = os.path.abspath(os.path.dirname(__file__))
rtl_dir = os.path.abspath(os.path.join(tests_dir, '..', '..', 'rtl'))