FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-02-06 08:38:23 +08:00
Code Issues Projects Releases Wiki Activity

Normalize instance names

Browse Source
This commit is contained in:
Alex Forencich 2021-09-01 02:14:53 -07:00
parent 09a10fc3ca
commit df9523011c
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
fpga/common/rtl/mqnic_core.v
View File

@ -1578,7 +1578,7 @@ generate
.FNS_WIDTH(16), .FNS_WIDTH(16),
.USE_SAMPLE_CLOCK(PTP_USE_SAMPLE_CLOCK) .USE_SAMPLE_CLOCK(PTP_USE_SAMPLE_CLOCK)
) )
tx_ptp_cdc ( tx_ptp_cdc_inst (
.input_clk(clk), .input_clk(clk),
.input_rst(rst), .input_rst(rst),
.output_clk(tx_clk[n*PORTS_PER_IF+m]), .output_clk(tx_clk[n*PORTS_PER_IF+m]),
@ -1598,7 +1598,7 @@ generate
.FNS_WIDTH(16), .FNS_WIDTH(16),
.USE_SAMPLE_CLOCK(PTP_USE_SAMPLE_CLOCK) .USE_SAMPLE_CLOCK(PTP_USE_SAMPLE_CLOCK)
) )
rx_ptp_cdc ( rx_ptp_cdc_inst (
.input_clk(clk), .input_clk(clk),
.input_rst(rst), .input_rst(rst),
.output_clk(rx_clk[n*PORTS_PER_IF+m]), .output_clk(rx_clk[n*PORTS_PER_IF+m]),
@ -1629,7 +1629,7 @@ generate
.USER_ENABLE(0), .USER_ENABLE(0),
.FRAME_FIFO(0) .FRAME_FIFO(0)
) )
tx_ptp_ts_fifo ( tx_ptp_ts_fifo_inst (
.async_rst(rst | tx_rst[n*PORTS_PER_IF+m]), .async_rst(rst | tx_rst[n*PORTS_PER_IF+m]),
// AXI input // AXI input
@ -1706,7 +1706,7 @@ generate
.TS_OFFSET(1), .TS_OFFSET(1),
.USER_WIDTH(PTP_TS_WIDTH+1) .USER_WIDTH(PTP_TS_WIDTH+1)
) )
rx_ptp_ts_extract ( rx_ptp_ts_extract_inst (
.clk(clk), .clk(clk),
.rst(rst), .rst(rst),
@ -1731,7 +1731,7 @@ generate
.USER_ENABLE(0), .USER_ENABLE(0),
.FRAME_FIFO(0) .FRAME_FIFO(0)
) )
rx_ptp_ts_fifo ( rx_ptp_ts_fifo_inst (
.clk(clk), .clk(clk),
.rst(rst), .rst(rst),