FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Add missing parameter

Browse Source
This commit is contained in:
Alex Forencich 2019-05-10 17:23:55 -07:00
parent b7d297850c
commit e34c72da1f
4 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
tb/test_eth_phy_10g_64.py
View File

@ -60,6 +60,7 @@ def bench():
HDR_WIDTH = 2
BIT_REVERSE = 0
SCRAMBLER_DISABLE = 0
SLIP_COUNT_WIDTH = 3
COUNT_125US = 1250/6.4
# Inputs

2
tb/test_eth_phy_10g_64.v
View File

@ -37,6 +37,7 @@ parameter CTRL_WIDTH = (DATA_WIDTH/8);
parameter HDR_WIDTH = 2;
parameter BIT_REVERSE = 0;
parameter SCRAMBLER_DISABLE = 0;
parameter SLIP_COUNT_WIDTH = 3;
parameter COUNT_125US = 125000/6.4;
// Inputs
@ -100,6 +101,7 @@ eth_phy_10g #(
.HDR_WIDTH(HDR_WIDTH),
.BIT_REVERSE(BIT_REVERSE),
.SCRAMBLER_DISABLE(SCRAMBLER_DISABLE),
.SLIP_COUNT_WIDTH(SLIP_COUNT_WIDTH),
.COUNT_125US(COUNT_125US)
)
UUT (

1
tb/test_eth_phy_10g_rx_64.py
View File

@ -56,6 +56,7 @@ def bench():
HDR_WIDTH = 2
BIT_REVERSE = 0
SCRAMBLER_DISABLE = 0
SLIP_COUNT_WIDTH = 3
COUNT_125US = 1250/6.4
# Inputs

2
tb/test_eth_phy_10g_rx_64.v
View File

@ -37,6 +37,7 @@ parameter CTRL_WIDTH = (DATA_WIDTH/8);
parameter HDR_WIDTH = 2;
parameter BIT_REVERSE = 0;
parameter SCRAMBLER_DISABLE = 0;
parameter SLIP_COUNT_WIDTH = 3;
parameter COUNT_125US = 1250/6.4;
// Inputs
@ -84,6 +85,7 @@ eth_phy_10g_rx #(
.HDR_WIDTH(HDR_WIDTH),
.BIT_REVERSE(BIT_REVERSE),
.SCRAMBLER_DISABLE(SCRAMBLER_DISABLE),
.SLIP_COUNT_WIDTH(SLIP_COUNT_WIDTH),
.COUNT_125US(COUNT_125US)
)
UUT (