FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Backpressure updates

Browse Source
This commit is contained in:
Alex Forencich 2019-07-08 17:34:09 -07:00
parent abcb20612e
commit f5830b6407
2 changed files with 6 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
rtl/axi_adapter_rd.v
View File

@ -474,14 +474,14 @@ always @* begin
m_axi_arregion_next = s_axi_arregion;
m_axi_aruser_next = s_axi_aruser;
m_axi_arvalid_next = 1'b1;
m_axi_rready_next = s_axi_rready_int_early;
m_axi_rready_next = 1'b0;
state_next = STATE_DATA;
end else begin
state_next = STATE_IDLE;
end
end
STATE_DATA: begin
m_axi_rready_next = s_axi_rready_int_early;
m_axi_rready_next = s_axi_rready_int_early && !m_axi_arvalid;
if (m_axi_rready && m_axi_rvalid) begin
data_next[addr_reg[S_ADDR_BIT_OFFSET-1:M_ADDR_BIT_OFFSET]*SEGMENT_DATA_WIDTH +: SEGMENT_DATA_WIDTH] = m_axi_rdata;
@ -530,6 +530,7 @@ always @* begin
m_axi_arsize_next = burst_size_reg;
end
m_axi_arvalid_next = 1'b1;
m_axi_rready_next = 1'b0;
state_next = STATE_DATA;
end
end else begin

6
rtl/axi_adapter_wr.v
View File

@ -542,7 +542,7 @@ always @* begin
addr_next = addr_reg + (1 << master_burst_size_reg);
if (master_burst_reg == 0) begin
s_axi_wready_next = 1'b0;
m_axi_bready_next = !s_axi_bvalid;
m_axi_bready_next = !s_axi_bvalid && !s_axi_awvalid;
m_axi_wlast_int = 1'b1;
state_next = STATE_RESP;
end else if (addr_next[burst_size_reg] != addr_reg[burst_size_reg]) begin
@ -569,7 +569,7 @@ always @* begin
if (master_burst_reg == 0) begin
// burst on master interface finished; transfer response
s_axi_wready_next = 1'b0;
m_axi_bready_next = !s_axi_bvalid;
m_axi_bready_next = !s_axi_bvalid && !m_axi_awvalid;
m_axi_wlast_int = 1'b1;
state_next = STATE_RESP;
end else if (addr_next[burst_size_reg] != addr_reg[burst_size_reg]) begin
@ -584,7 +584,7 @@ always @* begin
end
STATE_RESP: begin
// resp state; transfer write response
m_axi_bready_next = !s_axi_bvalid;
m_axi_bready_next = !s_axi_bvalid && !m_axi_awvalid;
if (m_axi_bready && m_axi_bvalid) begin
first_transfer_next = 1'b0;