FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity

Add unused ports

Browse Source
This commit is contained in:
Alex Forencich 2018-06-11 16:36:44 -07:00
parent 3ae97c71a0
commit fea477db09
5 changed files with 18 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rtl/eth_mac_1g_fifo.v
View File

@ -193,6 +193,7 @@ tx_fifo (
// AXI input
.input_clk(logic_clk),
.input_axis_tdata(tx_axis_tdata),
.input_axis_tkeep(0),
.input_axis_tvalid(tx_axis_tvalid),
.input_axis_tready(tx_axis_tready),
.input_axis_tlast(tx_axis_tlast),
@ -202,6 +203,7 @@ tx_fifo (
// AXI output
.output_clk(tx_clk),
.output_axis_tdata(tx_fifo_axis_tdata),
.output_axis_tkeep(),
.output_axis_tvalid(tx_fifo_axis_tvalid),
.output_axis_tready(tx_fifo_axis_tready),
.output_axis_tlast(tx_fifo_axis_tlast),
@ -238,6 +240,7 @@ rx_fifo (
// AXI input
.input_clk(rx_clk),
.input_axis_tdata(rx_fifo_axis_tdata),
.input_axis_tkeep(0),
.input_axis_tvalid(rx_fifo_axis_tvalid),
.input_axis_tready(),
.input_axis_tlast(rx_fifo_axis_tlast),
@ -247,6 +250,7 @@ rx_fifo (
// AXI output
.output_clk(logic_clk),
.output_axis_tdata(rx_axis_tdata),
.output_axis_tkeep(),
.output_axis_tvalid(rx_axis_tvalid),
.output_axis_tready(rx_axis_tready),
.output_axis_tlast(rx_axis_tlast),

4
rtl/eth_mac_1g_gmii_fifo.v
View File

@ -220,6 +220,7 @@ tx_fifo (
// AXI input
.input_clk(logic_clk),
.input_axis_tdata(tx_axis_tdata),
.input_axis_tkeep(0),
.input_axis_tvalid(tx_axis_tvalid),
.input_axis_tready(tx_axis_tready),
.input_axis_tlast(tx_axis_tlast),
@ -229,6 +230,7 @@ tx_fifo (
// AXI output
.output_clk(tx_clk),
.output_axis_tdata(tx_fifo_axis_tdata),
.output_axis_tkeep(),
.output_axis_tvalid(tx_fifo_axis_tvalid),
.output_axis_tready(tx_fifo_axis_tready),
.output_axis_tlast(tx_fifo_axis_tlast),
@ -265,6 +267,7 @@ rx_fifo (
// AXI input
.input_clk(rx_clk),
.input_axis_tdata(rx_fifo_axis_tdata),
.input_axis_tkeep(0),
.input_axis_tvalid(rx_fifo_axis_tvalid),
.input_axis_tready(),
.input_axis_tlast(rx_fifo_axis_tlast),
@ -274,6 +277,7 @@ rx_fifo (
// AXI output
.output_clk(logic_clk),
.output_axis_tdata(rx_axis_tdata),
.output_axis_tkeep(),
.output_axis_tvalid(rx_axis_tvalid),
.output_axis_tready(rx_axis_tready),
.output_axis_tlast(rx_axis_tlast),

4
rtl/eth_mac_1g_rgmii_fifo.v
View File

@ -219,6 +219,7 @@ tx_fifo (
// AXI input
.input_clk(logic_clk),
.input_axis_tdata(tx_axis_tdata),
.input_axis_tkeep(0),
.input_axis_tvalid(tx_axis_tvalid),
.input_axis_tready(tx_axis_tready),
.input_axis_tlast(tx_axis_tlast),
@ -228,6 +229,7 @@ tx_fifo (
// AXI output
.output_clk(tx_clk),
.output_axis_tdata(tx_fifo_axis_tdata),
.output_axis_tkeep(),
.output_axis_tvalid(tx_fifo_axis_tvalid),
.output_axis_tready(tx_fifo_axis_tready),
.output_axis_tlast(tx_fifo_axis_tlast),
@ -264,6 +266,7 @@ rx_fifo (
// AXI input
.input_clk(rx_clk),
.input_axis_tdata(rx_fifo_axis_tdata),
.input_axis_tkeep(0),
.input_axis_tvalid(rx_fifo_axis_tvalid),
.input_axis_tready(),
.input_axis_tlast(rx_fifo_axis_tlast),
@ -273,6 +276,7 @@ rx_fifo (
// AXI output
.output_clk(logic_clk),
.output_axis_tdata(rx_axis_tdata),
.output_axis_tkeep(),
.output_axis_tvalid(rx_axis_tvalid),
.output_axis_tready(rx_axis_tready),
.output_axis_tlast(rx_axis_tlast),

4
rtl/udp.v
View File

@ -313,7 +313,9 @@ if (CHECKSUM_GEN_ENABLE) begin
.output_udp_payload_tvalid(tx_udp_payload_tvalid),
.output_udp_payload_tready(tx_udp_payload_tready),
.output_udp_payload_tlast(tx_udp_payload_tlast),
.output_udp_payload_tuser(tx_udp_payload_tuser)
.output_udp_payload_tuser(tx_udp_payload_tuser),
// Status signals
.busy()
);
end else begin

4
rtl/udp_64.v
View File

@ -321,7 +321,9 @@ if (CHECKSUM_GEN_ENABLE) begin
.output_udp_payload_tvalid(tx_udp_payload_tvalid),
.output_udp_payload_tready(tx_udp_payload_tready),
.output_udp_payload_tlast(tx_udp_payload_tlast),
.output_udp_payload_tuser(tx_udp_payload_tuser)
.output_udp_payload_tuser(tx_udp_payload_tuser),
// Status signals
.busy()
);
end else begin